main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers nup4114upxv6t1g-n: viewers · Ray 20d ago
nup4114upxv6t1g-n-etched.glb nup4114upxv6t1g-n: factory component page (tier=lcsc) · Ray 20d ago
nup4114upxv6t1g-n-etched.step nup4114upxv6t1g-n: factory component page (tier=lcsc) · Ray 20d ago
nup4114upxv6t1g-n-hero.glb nup4114upxv6t1g-n: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
nup4114upxv6t1g-n-hero.overlay.json Publish 0.1.0 · Ray 20d ago
nup4114upxv6t1g-n.glb Publish 0.1.0 · Ray 20d ago
nup4114upxv6t1g-n.kicad_mod Publish 0.1.0 · Ray 20d ago
nup4114upxv6t1g-n.kicad_sym Publish 0.1.0 · Ray 20d ago
nup4114upxv6t1g-n.lbr Publish 0.1.0 · Ray 20d ago
nup4114upxv6t1g-n.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

NUP4114UPXV6T1G-N

BORN · ESD And Surge Protection (TVS/ESD) · SOT-563

NUP4114UPXV6T1G-N from BORN, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O bidirectional Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs.
2 GND power_in Ground reference for the ESD protection diode array; the datasheet gives no further electrical limit for this pin.
3 I/O bidirectional Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs.
4 I/O bidirectional Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs.
5 Vcc power_in Labeled Vcc on the pin configuration; the datasheet gives no supply voltage range for this pin, only the 5.0 V reverse stand-off (VRWM) of the protected lines.
6 I/O bidirectional Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs.

Key specifications

Parameter Value
Manufacturer BORN
Package SOT-563
Category Circuit Protection
Pins 6

CAD (KiCad official)

  • Symbol: NUP4114UPXV6T1G-N
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563 (KiCad packages3D, STEP)
  • 3D model files: nup4114upxv6t1g-n-etched.step / nup4114upxv6t1g-n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nup4114upxv6t1g-n.step / nup4114upxv6t1g-n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: BORN datasheet (4 pp, sha256 ce22ddff0d871973, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF