component
NUP4114UPXV6T1G-N
Public Made by Adomby adom
BORN ESD And Surge Protection (TVS/ESD), SOT-563. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownNUP4114UPXV6T1G-N
BORN · ESD And Surge Protection (TVS/ESD) · SOT-563
NUP4114UPXV6T1G-N from BORN, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I/O | bidirectional | Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs. |
| 2 | GND | power_in | Ground reference for the ESD protection diode array; the datasheet gives no further electrical limit for this pin. |
| 3 | I/O | bidirectional | Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs. |
| 4 | I/O | bidirectional | Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs. |
| 5 | Vcc | power_in | Labeled Vcc on the pin configuration; the datasheet gives no supply voltage range for this pin, only the 5.0 V reverse stand-off (VRWM) of the protected lines. |
| 6 | I/O | bidirectional | Protected data/power line of the ESD diode array; the part's stated limits are 5.0 V reverse stand-off (VRWM) and 3.5 A peak pulse current at 8/20 µs. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | BORN |
| Package | SOT-563 |
| Category | Circuit Protection |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
NUP4114UPXV6T1G-N - Footprint:
Package_TO_SOT_SMD:SOT-563 - 3D model: SOT-563 (KiCad packages3D, STEP)
- 3D model files:
nup4114upxv6t1g-n-etched.step/nup4114upxv6t1g-n-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);nup4114upxv6t1g-n.step/nup4114upxv6t1g-n.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: BORN datasheet (4 pp, sha256
ce22ddff0d871973, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).