component
NSMC05S60B0
Public Made by Adomby adom
WXNSIC Intelligent Power Modules (IPM), SOP-23. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
nsmc05s60b0: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
6406533
1mo ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284
{
"schema_version": 1,
"type": "component",
"slug": "nsmc05s60b0",
"title": "NSMC05S60B0",
"brief": "WXNSIC Intelligent Power Modules (IPM), SOP-23. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"transistors-thyristors",
"nsmc05s60b0"
],
"component": {
"mpn": "NSMC05S60B0",
"manufacturer": "WXNSIC",
"package": "SOP-23",
"pin_count": 23,
"category": "Transistors/Thyristors",
"subcategory": "Intelligent Power Modules (IPM)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/b1dd0dc222d6fc12183fe286a8c3b913.pdf",
"parts": {
"symbol": "nsmc05s60b0.kicad_sym",
"footprint": "nsmc05s60b0.kicad_mod",
"model_3d": "nsmc05s60b0-etched.glb",
"model_3d_plain": "nsmc05s60b0.glb",
"model_3d_step": "nsmc05s60b0-etched.step",
"model_3d_step_plain": "nsmc05s60b0.step",
"lbr": "nsmc05s60b0.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "COM",
"type": "power_in",
"description": "IC common supply ground. Reference for VCC and logic input signals."
},
{
"number": "2",
"name": "VB(U)",
"type": "power_in",
"description": "Bootstrap/bias voltage for U-phase high-side IGBT gate driver. Referenced to VS(U); operating range 12-18.5V, absolute max 20V between VB and VS."
},
{
"number": "3",
"name": "VCC(U)",
"type": "power_in",
"description": "Bias supply for U-phase HVIC and low-side IGBT gate driver. Operating range 12-18.5V referenced to COM; absolute max 20V."
},
{
"number": "4",
"name": "IN(UH)",
"type": "input",
"description": "U-phase high-side PWM signal input. Active-high logic compatible with 3.3V/5V MCU; VIH >= 2.5V, VIL <= 0.8V; typical ON threshold 3.0V."
},
{
"number": "5",
"name": "IN(UL)",
"type": "input",
"description": "U-phase low-side PWM signal input. Active-high logic compatible with 3.3V/5V MCU; VIH >= 2.5V, VIL <= 0.8V."
},
{
"number": "6",
"name": "N.C",
"type": "unconnected",
"description": "No connection. Leave floating."
},
{
"number": "7",
"name": "VB(V)",
"type": "power_in",
"description": "Bootstrap/bias voltage for V-phase high-side IGBT gate driver. Referenced to VS(V); operating range 12-18.5V, absolute max 20V."
},
{
"number": "8",
"name": "VCC(V)",
"type": "power_in",
"description": "Bias supply for V-phase HVIC and low-side IGBT gate driver. 12-18.5V referenced to COM; absolute max 20V."
},
{
"number": "9",
"name": "IN(VH)",
"type": "input",
"description": "V-phase high-side PWM signal input. Active-high 3.3V/5V logic compatible; VIH >= 2.5V, VIL <= 0.8V."
},
{
"number": "10",
"name": "IN(VL)",
"type": "input",
"description": "V-phase low-side PWM signal input. Active-high 3.3V/5V logic compatible; VIH >= 2.5V, VIL <= 0.8V."
},
{
"number": "11",
"name": "N.C",
"type": "unconnected",
"description": "No connection. Leave floating."
},
{
"number": "12",
"name": "VB(W)",
"type": "power_in",
"description": "Bootstrap/bias voltage for W-phase high-side IGBT gate driver. Referenced to VS(W); operating range 12-18.5V, absolute max 20V."
},
{
"number": "13",
"name": "VCC(W)",
"type": "power_in",
"description": "Bias supply for W-phase HVIC and low-side IGBT gate driver. 12-18.5V referenced to COM; absolute max 20V."
},
{
"number": "14",
"name": "IN(WH)",
"type": "input",
"description": "W-phase high-side PWM signal input. Active-high 3.3V/5V logic compatible; VIH >= 2.5V, VIL <= 0.8V."
},
{
"number": "15",
"name": "IN(WL)",
"type": "input",
"description": "W-phase low-side PWM signal input. Active-high 3.3V/5V logic compatible; VIH >= 2.5V, VIL <= 0.8V."
},
{
"number": "16",
"name": "N.C",
"type": "unconnected",
"description": "No connection. Leave floating."
},
{
"number": "17",
"name": "P",
"type": "power_in",
"description": "Positive DC-link input. Common collector of the three high-side IGBTs. Typical 300V, max 400V bus."
},
{
"number": "18",
"name": "U/VS(U)",
"type": "output",
"description": "U-phase inverter output to motor and high-side driver VS reference for U phase. Handles up to 5A continuous / 15A peak IGBT current."
},
{
"number": "19",
"name": "NU",
"type": "power_in",
"description": "Negative DC-link input for U-phase (independent low-side emitter). Connect to shunt resistor for per-phase current sensing."
},
{
"number": "20",
"name": "NV",
"type": "power_in",
"description": "Negative DC-link input for V-phase (independent low-side emitter). Connect to shunt resistor for per-phase current sensing."
},
{
"number": "21",
"name": "V/VS(V)",
"type": "output",
"description": "V-phase inverter output to motor and high-side driver VS reference for V phase. Handles up to 5A continuous / 15A peak."
},
{
"number": "22",
"name": "NW",
"type": "power_in",
"description": "Negative DC-link input for W-phase (independent low-side emitter). Connect to shunt resistor for per-phase current sensing."
},
{
"number": "23",
"name": "W/VS(W)",
"type": "output",
"description": "W-phase inverter output to motor and high-side driver VS reference for W phase. Handles up to 5A continuous / 15A peak."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/b1dd0dc222d6fc12183fe286a8c3b913.pdf",
"pages": 8,
"sha256": "283bd4730e2c4a43",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 23,
"described": 23,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "nsmc05s60b0.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
15.4,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "4b0d20f82f5b0124fecfe11c941274a3c865a30f7baee8b8fadd7df55972d4cd",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "nsmc05s60b0-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
15.4,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "eb97d3a804ce8d1855ceeb91c37c0877df0afe29333ad0dc7c46881e14db9fdc",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "WXNSIC",
"Package": "SOP-23",
"Category": "Transistors/Thyristors",
"Pins": "23"
}
},
"variants": [
{
"mpn": "NSMC05S60B0",
"kind": "packaging"
}
],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"nsmc05s60b0"
],
"discovery_pitch": "NSMC05S60B0 (WXNSIC) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"nsmc05s60b0.kicad_sym",
"nsmc05s60b0.kicad_mod",
"nsmc05s60b0.glb",
"nsmc05s60b0.step",
"nsmc05s60b0.lbr",
"docs/hero.png",
"docs/nsmc05s60b0-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-25T03:16:56.455Z"
}