NCD5701ADR2G

{
  "slug": "ncd5701adr2g",
  "version": "0.1.0",
  "type": "component",
  "description": "onsemi Gate Drive ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "power management ics",
    "ncd5701adr2g",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ncd5701adr2g.kicad_sym",
    "ncd5701adr2g.kicad_mod",
    "ncd5701adr2g.glb",
    "ncd5701adr2g.step",
    "ncd5701adr2g.lbr",
    "docs/hero.png",
    "docs/ncd5701adr2g-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ncd5701adr2g-hero.glb",
    "ncd5701adr2g-hero.overlay.json",
    "ncd5701adr2g-etched.glb"
  ],
  "component": {
    "mpn": "NCD5701ADR2G",
    "manufacturer": "onsemi",
    "package": "SOIC-8",
    "pin_count": 8,
    "category": "Power Management ICs",
    "subcategory": "Gate Drive ICs",
    "datasheet": "https://www.onsemi.com/pdf/datasheet/ncd5701a-d.pdf",
    "parts": {
      "symbol": "ncd5701adr2g.kicad_sym",
      "footprint": "ncd5701adr2g.kicad_mod",
      "model_3d": "ncd5701adr2g-hero.glb",
      "model_3d_plain": "ncd5701adr2g-etched.glb",
      "model_3d_step": "ncd5701adr2g-etched.step",
      "model_3d_step_plain": "ncd5701adr2g.step",
      "lbr": "ncd5701adr2g.lbr"
    },
    "distributor_links": {
      "lcsc": "C603415",
      "digikey": "NCD5701ADR2GOSTR-ND",
      "mouser": "863-NCD5701ADR2G"
    },
    "distributor_check": {
      "checked_at": "2026-10-25T18:01:24Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "NCD5701ADR2GOSTR-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "863-NCD5701ADR2G",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VIN",
        "type": "power_in",
        "description": "Input signal that controls the output with signal inversion from VIN to VO, internally clamped to 5.5 V with a 1 MΩ pull-up to VREF so the output stays low when no input is applied, and a minimum pulse width is required before VO activates."
      },
      {
        "number": "2",
        "name": "VREF",
        "type": "power_in",
        "description": "Internally generated 5 V reference brought out for external bypassing and low-bias circuits, rated 4.85 V to 5.15 V at IREF = 10 mA and to be bypassed with at least 100 nF."
      },
      {
        "number": "3",
        "name": "FLT",
        "type": "output",
        "description": "Active-low fault output that tells the controller the driver has encountered a fault and deactivated the output, with absolute limits of 20 mA sink and 25 mA source."
      },
      {
        "number": "4",
        "name": "DESAT",
        "type": "input",
        "description": "Input for detecting IGBT desaturation, where a capacitor on this pin sets a programmable blanking delay each ON cycle and the DESAT threshold is 6.0 V to 7.0 V (6.35 V typical)."
      },
      {
        "number": "5",
        "name": "VCC",
        "type": "power_in",
        "description": "Positive bias supply for the driver, whose operating range runs from the UVLO level up to the maximum, with an absolute limit of −0.3 V to 22 V versus GND and a bypass capacitor required close to the pin."
      },
      {
        "number": "6",
        "name": "VO",
        "type": "output",
        "description": "Gate driver output that sources and sinks current to the IGBT gate and is actively pulled low during start-up and fault conditions, with VO limited to VEE − 0.3 V minimum and VCC + 0.3 V maximum."
      },
      {
        "number": "7",
        "name": "GND",
        "type": "power_in",
        "description": "Reference ground that must connect to the IGBT emitter with a short trace, with all power-pin bypass capacitors referenced to and kept close to this pin."
      },
      {
        "number": "8",
        "name": "CLAMP",
        "type": "bidirectional",
        "description": "Active Miller clamp that holds the IGBT gate low during the off period to prevent parasitic turn-on and must be tied directly to the IGBT gate with minimum trace length, clamping at 1.4 V typical at 500 mA and activating at VMC-THR of 1.8 V to 2.2 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet covers the NCD5701A, B and C variants, which share the SOIC-8 package but differ on pi; Table 1 labels VCC as type 'x' (mixed), which is not a KiCad class. It is mapped to power_in because; Table 1 labels GND as type 'x' (mixed), which is not a KiCad class. It is mapped to power_in as requ"
        ],
        "pages_sent": 20,
        "cost_usd": 0.0894,
        "at": "2026-10-25T18:01:11"
      },
      "datasheet": {
        "url": "https://www.onsemi.com/pdf/datasheet/ncd5701a-d.pdf",
        "pages": 20,
        "sha256": "ea9003fdf65bc54d",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ncd5701adr2g.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-25",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ncd5701adr2g-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "715e4f96d18e49038db83f244565d07a14269c0a3eec21b50cc6b0f18d43f8e2",
        "checked": "2026-10-25",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}