main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers mx6505t: viewers · Ray 2h ago
mx6505t-etched.glb mx6505t: factory component page (tier=lcsc) · Ray 2h ago
mx6505t-etched.step mx6505t: factory component page (tier=lcsc) · Ray 2h ago
mx6505t-hero.glb mx6505t: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
mx6505t-hero.overlay.json Publish 0.1.0 · Ray 2h ago
mx6505t.glb Publish 0.1.0 · Ray 2h ago
mx6505t.kicad_mod Publish 0.1.0 · Ray 2h ago
mx6505t.kicad_sym Publish 0.1.0 · Ray 2h ago
mx6505t.lbr Publish 0.1.0 · Ray 2h ago
mx6505t.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago

MX6505T

Wuxi Maxinmicro · DC-DC Converters · SOT-23-6

MX6505T from Wuxi Maxinmicro, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D1 output Open-drain output of the first power MOSFETs, typically connected to the outer terminal of the center-tap transformer; keep its traces short because large currents flow through it (D1/D2 absolute max is -0.3 to 36V, with 2.4A peak current).
2 VCC power_in Device supply pin, recommended 2.25V to 5.5V, to be bypassed with a 4.7µF or greater low-ESR capacitor; when VCC ≤ 2.25V the internal undervoltage lockout turns both outputs off.
3 D2 output Open-drain output of the second power MOSFETs, typically connected to the outer terminal of the center-tap transformer; keep its traces short because large currents flow through it (D1/D2 absolute max is -0.3 to 36V, with 2.4A peak current).
4 GND power_in Ground, connected to the source of the power MOSFET switches via an internal sense circuit; the GND pins must be tied to a low-inductance ground plane because of the large currents.
5 EN input Enable input that turns the device on or off; grounding it disables all internal circuitry (EN/CLK absolute max is -0.5 to VCC+0.5V, and the logic-high threshold is 0.4 to 0.7 VCC).
6 CLK input External clock input (100 kHz to 2000 kHz) that is internally pulled down to GND; if a valid clock is not detected the device automatically switches to the internal 420 kHz clock after tCLKTIMER (350 µs).

Key specifications

Parameter Value
Manufacturer Wuxi Maxinmicro
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: MX6505T
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: mx6505t-etched.step / mx6505t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mx6505t.step / mx6505t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi Maxinmicro datasheet (14 pp, sha256 5845b6d6f265c224, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF