component
MSP430FR2675TRHAR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423
{
"schema_version": 1,
"type": "component",
"slug": "msp430fr2675trhar",
"title": "MSP430FR2675TRHAR",
"brief": "Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"embedded processors & controllers",
"msp430fr2675trhar",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "MSP430FR2675TRHAR",
"manufacturer": "Texas Instruments",
"package": "VQFN-40-EP(6x6)",
"pin_count": 41,
"category": "Embedded Processors & Controllers",
"subcategory": "Microcontrollers (MCU/MPU/SOC)",
"datasheet": "https://www.ti.com/cn/lit/gpn/msp430fr2676",
"parts": {
"symbol": "msp430fr2675trhar.kicad_sym",
"footprint": "msp430fr2675trhar.kicad_mod",
"model_3d": "msp430fr2675trhar-hero.glb",
"model_3d_plain": "msp430fr2675trhar.glb",
"model_3d_step": "msp430fr2675trhar-etched.step",
"model_3d_step_plain": "msp430fr2675trhar.step",
"lbr": "msp430fr2675trhar.lbr"
},
"distributor_links": {
"lcsc": "C2053034",
"digikey": "296-MSP430FR2675TRHARTR-ND",
"mouser": "595-SP430FR2675TRHAR"
},
"distributor_check": {
"checked_at": "2026-10-08T14:53:15Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-MSP430FR2675TRHARTR-ND",
"status": "found"
},
"mouser": {
"pn": "595-SP430FR2675TRHAR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "DVCC",
"type": "power_in",
"description": "Supply voltage for the digital and analog modules, specified 1.8 V to 3.6 V in CapTIvate VREG electrode charge mode and 2.7 V to 3.6 V in DVCC electrode charge mode, with 4.7 µF to 10 µF recommended at DVCC."
},
{
"number": "2",
"name": "RST/NMI/SBWTDIO",
"type": "bidirectional",
"description": "Reset input (RST, pullup enabled after BOR), NMI input, or Spy-Bi-Wire data I/O (SBWTDIO); an unused pin should be tied to DVCC through a 47-kΩ pullup or internal pullup with a 10-nF (or 1.1-nF) pulldown."
},
{
"number": "3",
"name": "TEST/SBWTCK",
"type": "input",
"description": "Test mode pin that always has an internal pulldown enabled, and Spy-Bi-Wire clock input (SBWTCK); leave open if unused."
},
{
"number": "4",
"name": "P1.4/UCA0TXD/UCA0SIMO/TA1.2/TCK/A4/VREF+",
"type": "bidirectional",
"description": "General-purpose I/O P1.4 with alternate eUSCI_A0 TXD/SIMO, TA1.2, JTAG TCK, ADC input A4, and VREF+; when A4 is used the 1.2-V PMM reference can be output here."
},
{
"number": "5",
"name": "P1.5/UCA0RXD/UCA0SOMI/TA1.1/TMS/A5",
"type": "bidirectional",
"description": "General-purpose I/O P1.5 with alternate eUSCI_A0 RXD/SOMI, TA1.1, JTAG TMS, and ADC input A5."
},
{
"number": "6",
"name": "P1.6/UCA0CLK/TA1CLK/TDI/TCLK/A6",
"type": "bidirectional",
"description": "General-purpose I/O P1.6 with alternate eUSCI_A0 CLK, TA1CLK, JTAG TDI/TCLK, and ADC input A6."
},
{
"number": "7",
"name": "P1.7/UCA0STE/SMCLK/TDO/A7",
"type": "bidirectional",
"description": "General-purpose I/O P1.7 with alternate eUSCI_A0 STE, SMCLK output, JTAG TDO, and ADC input A7."
},
{
"number": "8",
"name": "P4.3/UCB1SOMI/UCB1SCL/TB0.5/A8",
"type": "bidirectional",
"description": "General-purpose I/O P4.3 with alternate eUSCI_B1 SOMI/SCL, TB0.5, and ADC input A8."
},
{
"number": "9",
"name": "P4.4/UCB1SIMO/UCB1SDA/TB0.6/A9",
"type": "bidirectional",
"description": "General-purpose I/O P4.4 with alternate eUSCI_B1 SIMO/SDA, TB0.6, and ADC input A9."
},
{
"number": "10",
"name": "P1.0/UCB0STE/TA0CLK/A0/Veref+",
"type": "bidirectional",
"description": "General-purpose I/O P1.0 with alternate eUSCI_B0 STE, TA0CLK, ADC input A0, and ADC positive reference Veref+."
},
{
"number": "11",
"name": "P1.1/UCB0CLK/TA0.1/COMP0.0/A1",
"type": "bidirectional",
"description": "General-purpose I/O P1.1 with alternate eUSCI_B0 CLK, TA0.1, eCOMP0 input COMP0.0, and ADC input A1."
},
{
"number": "12",
"name": "P1.2/UCB0SIMO/UCB0SDA/TA0.2/A2/Veref-",
"type": "bidirectional",
"description": "General-purpose I/O P1.2 with alternate eUSCI_B0 SIMO/SDA, TA0.2, ADC input A2, and ADC negative reference Veref-."
},
{
"number": "13",
"name": "P1.3/UCB0SOMI/UCB0SCL/MCLK/A3",
"type": "bidirectional",
"description": "General-purpose I/O P1.3 with alternate eUSCI_B0 SOMI/SCL, MCLK output, and ADC input A3."
},
{
"number": "14",
"name": "P2.2/SYNC/ACLK/COMP0.1",
"type": "bidirectional",
"description": "General-purpose I/O P2.2 with alternate CapTIvate synchronous trigger input SYNC, ACLK output, and eCOMP0 input COMP0.1."
},
{
"number": "15",
"name": "P4.5/UCB0SOMI/UCB0SCL/TA3.2",
"type": "bidirectional",
"description": "General-purpose I/O P4.5 with remapped eUSCI_B0 SOMI/SCL and remapped Timer_A3 TA3.2 function."
},
{
"number": "16",
"name": "P4.6/UCB0SIMO/UCB0SDA/TA3.1",
"type": "bidirectional",
"description": "General-purpose I/O P4.6 with remapped eUSCI_B0 SIMO/SDA and remapped Timer_A3 TA3.1 function."
},
{
"number": "17",
"name": "P3.0/TA2.2/CAP0.0",
"type": "bidirectional",
"description": "General-purpose I/O P3.0 with alternate Timer_A2 TA2.2 and CapTIvate channel CAP0.0."
},
{
"number": "18",
"name": "P3.3/TA2.1/CAP0.1",
"type": "bidirectional",
"description": "General-purpose I/O P3.3 with alternate Timer_A2 TA2.1 and CapTIvate channel CAP0.1."
},
{
"number": "19",
"name": "P2.3/TA2.0/CAP0.2",
"type": "bidirectional",
"description": "General-purpose I/O P2.3 with alternate Timer_A2 TA2.0 and CapTIvate channel CAP0.2."
},
{
"number": "20",
"name": "P3.4/TA2CLK/COMP0OUT/CAP0.3",
"type": "bidirectional",
"description": "General-purpose I/O P3.4 with alternate Timer_A2 TA2CLK, eCOMP0 output COMP0OUT, and CapTIvate channel CAP0.3."
},
{
"number": "21",
"name": "P3.1/UCA1STE/CAP1.0",
"type": "bidirectional",
"description": "General-purpose I/O P3.1 with alternate eUSCI_A1 STE and CapTIvate channel CAP1.0."
},
{
"number": "22",
"name": "P2.4/UCA1CLK/CAP1.1",
"type": "bidirectional",
"description": "General-purpose I/O P2.4 with alternate eUSCI_A1 CLK and CapTIvate channel CAP1.1."
},
{
"number": "23",
"name": "P2.5/UCA1RXD/UCA1SOMI/CAP1.2",
"type": "bidirectional",
"description": "General-purpose I/O P2.5 with alternate eUSCI_A1 RXD/SOMI and CapTIvate channel CAP1.2."
},
{
"number": "24",
"name": "P2.6/UCA1TXD/UCA1SIMO/CAP1.3",
"type": "bidirectional",
"description": "General-purpose I/O P2.6 with alternate eUSCI_A1 TXD/SIMO and CapTIvate channel CAP1.3."
},
{
"number": "25",
"name": "VREG",
"type": "power_out",
"description": "Decoupling pin for the CapTIvate regulator, which requires a recommended 1-µF capacitor with ESR ≤ 200 mΩ."
},
{
"number": "26",
"name": "P3.7/TA3.2/CAP2.0",
"type": "bidirectional",
"description": "General-purpose I/O P3.7 with alternate Timer_A3 TA3.2 and CapTIvate channel CAP2.0."
},
{
"number": "27",
"name": "P4.0/TA3.1/CAP2.1",
"type": "bidirectional",
"description": "General-purpose I/O P4.0 with alternate Timer_A3 TA3.1 and CapTIvate channel CAP2.1."
},
{
"number": "28",
"name": "P4.1/TA3.0/CAP2.2",
"type": "bidirectional",
"description": "General-purpose I/O P4.1 with alternate Timer_A3 TA3.0 and CapTIvate channel CAP2.2 (CapTIvate analog pad, powered from VREG)."
},
{
"number": "29",
"name": "P4.2/TA3CLK/CAP2.3",
"type": "bidirectional",
"description": "General-purpose I/O P4.2 with alternate Timer_A3 TA3CLK and CapTIvate channel CAP2.3 (CapTIvate analog pad, powered from VREG)."
},
{
"number": "30",
"name": "P2.7/UCB1STE/CAP3.0",
"type": "bidirectional",
"description": "General-purpose I/O P2.7 with alternate eUSCI_B1 STE and CapTIvate channel CAP3.0."
},
{
"number": "31",
"name": "P3.5/UCB1CLK/TB0TRG/CAP3.1",
"type": "bidirectional",
"description": "General-purpose I/O P3.5 with alternate eUSCI_B1 CLK, Timer_B TB0TRG trigger input, and CapTIvate channel CAP3.1."
},
{
"number": "32",
"name": "P3.2/UCB1SIMO/UCB1SDA/CAP3.2",
"type": "bidirectional",
"description": "General-purpose I/O P3.2 with alternate eUSCI_B1 SIMO/SDA and CapTIvate channel CAP3.2."
},
{
"number": "33",
"name": "P3.6/UCB1SOMI/UCB1SCL/CAP3.3",
"type": "bidirectional",
"description": "General-purpose I/O P3.6 with alternate eUSCI_B1 SOMI/SCL and CapTIvate channel CAP3.3."
},
{
"number": "34",
"name": "P4.7/UCA0STE/TB0.1",
"type": "bidirectional",
"description": "General-purpose I/O P4.7 with alternate eUSCI_A0 STE (remapped) and Timer_B TB0.1."
},
{
"number": "35",
"name": "P5.0/UCA0CLK/TB0.2",
"type": "bidirectional",
"description": "General-purpose I/O P5.0 with alternate eUSCI_A0 CLK (remapped) and Timer_B TB0.2."
},
{
"number": "36",
"name": "P5.1/UCA0RXD/UCA0SOMI/TB0.3",
"type": "bidirectional",
"description": "General-purpose I/O P5.1 with alternate eUSCI_A0 RXD/SOMI (remapped) and Timer_B TB0.3."
},
{
"number": "37",
"name": "P5.2/UCA0TXD/UCA0SIMO/TB0.4",
"type": "bidirectional",
"description": "General-purpose I/O P5.2 with alternate eUSCI_A0 TXD/SIMO (remapped) and Timer_B TB0.4."
},
{
"number": "38",
"name": "P2.0/XOUT",
"type": "output",
"description": "Output terminal of the 32-kHz crystal oscillator; when XIN is driven by an external clock in XT1BYPASS mode, this pin can be used for other purposes."
},
{
"number": "39",
"name": "P2.1/XIN",
"type": "input",
"description": "Input terminal of the low-frequency 32-kHz crystal oscillator, which also accepts a digital clock signal when XT1BYPASS mode is selected."
},
{
"number": "40",
"name": "DVSS",
"type": "power_in",
"description": "Ground reference (VSS) for the digital and analog modules; TI recommends separated grounds with a single-point connection for analog accuracy."
},
{
"number": "41",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin-attribute rows for RHA pins 10-27 are on pages 14-15, which are absent from the supplied text. T; Pin 25 is inferred as VREG: it is the only RHA number not assigned to a signal in the text, and the ; Pins 15 and 16 use the remapped eUSCI_B0 and Timer_A3 functions (P4.5/P4.6). These were confirmed th",
"exposed pad 41 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint"
],
"pages_sent": 52,
"cost_usd": 0.3111,
"at": "2026-10-08T14:52:52"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/msp430fr2676",
"pages": 129,
"sha256": "98b202cd0699eba3",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 41,
"described": 41,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "msp430fr2675trhar.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
6,
1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "e5b4286c2329085d9ef7f90d5eb5bf41a435241ecc1baaf1383823b6d6a946ae",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "msp430fr2675trhar-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
6,
1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "40186c1d1e900d3a70dd3030ddd978224625fa8dbf423692bb07de0de9decb33",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "VQFN-40-EP(6x6)",
"Category": "Embedded Processors & Controllers",
"Pins": "41"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"msp430fr2675trhar"
],
"discovery_pitch": "MSP430FR2675TRHAR (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"msp430fr2675trhar.kicad_sym",
"msp430fr2675trhar.kicad_mod",
"msp430fr2675trhar.glb",
"msp430fr2675trhar.step",
"msp430fr2675trhar.lbr",
"docs/hero.png",
"docs/msp430fr2675trhar-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"msp430fr2675trhar-hero.glb",
"msp430fr2675trhar-hero.overlay.json"
],
"visibility": {
"public": true
}
}