component
MSP430FR2155TRSMR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-32-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302
{
"slug": "msp430fr2155trsmr",
"version": "0.1.0",
"type": "component",
"description": "Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-32-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"msp430fr2155trsmr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"msp430fr2155trsmr.kicad_sym",
"msp430fr2155trsmr.kicad_mod",
"msp430fr2155trsmr.glb",
"msp430fr2155trsmr.step",
"msp430fr2155trsmr.lbr",
"docs/hero.png",
"docs/msp430fr2155trsmr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"component": {
"mpn": "MSP430FR2155TRSMR",
"manufacturer": "Texas Instruments",
"package": "VQFN-32-EP(4x4)",
"pin_count": 33,
"category": "Embedded Processors & Controllers",
"subcategory": "Microcontrollers (MCU/MPU/SOC)",
"datasheet": "https://www.ti.com/cn/lit/gpn/msp430fr2355",
"parts": {
"symbol": "msp430fr2155trsmr.kicad_sym",
"footprint": "msp430fr2155trsmr.kicad_mod",
"model_3d": "msp430fr2155trsmr-etched.glb",
"model_3d_plain": "msp430fr2155trsmr.glb",
"model_3d_step": "msp430fr2155trsmr-etched.step",
"model_3d_step_plain": "msp430fr2155trsmr.step",
"lbr": "msp430fr2155trsmr.lbr"
},
"distributor_links": {
"lcsc": "C1850117",
"digikey": "296-MSP430FR2155TRSMRTR-ND",
"mouser": "595-SP430FR2155TRSMR"
},
"distributor_check": {
"checked_at": "2026-09-30T01:25:55Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-MSP430FR2155TRSMRTR-ND",
"status": "found"
},
"mouser": {
"pn": "595-SP430FR2155TRSMR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "P1.1/UCB0CLK/ACLK/COMP0.1/A1",
"type": "bidirectional",
"description": "Port 1 Pin 1: General-purpose I/O with auxiliary clock output, eUSCI_B0 clock input, comparator positive input, and analog input A1 functions selectable via P1SEL register bits."
},
{
"number": "2",
"name": "P1.0/UCB0STE/SMCLK/COMP0.0/A0/Veref+",
"type": "bidirectional",
"description": "Port 1 Pin 0: General-purpose I/O with subsystem master clock output, eUSCI_B0 slave transmit enable, comparator input, and ADC reference voltage positive input (Veref+) selectable via P1SEL register bits."
},
{
"number": "3",
"name": "TEST/SBWTCK",
"type": "input",
"description": "Test mode input pin for JTAG or Spy-Bi-Wire interface clock (SBWTCK); requires internal pulldown (always enabled)."
},
{
"number": "4",
"name": "RST/NMI/SBWTDIO",
"type": "bidirectional",
"description": "Reset input (active low) or non-maskable interrupt input; also Spy-Bi-Wire data I/O (SBWTDIO); 47-k\u03a9 internal pullup available."
},
{
"number": "5",
"name": "DVCC",
"type": "power_in",
"description": "Digital power supply voltage (1.8 V to 3.6 V); requires 10-\u00b5F bulk capacitor and 100-nF ceramic bypass capacitor placed within few millimeters."
},
{
"number": "6",
"name": "DVSS",
"type": "power_in",
"description": "Digital ground (0 V reference); connect thermal pad to VSS for proper heat dissipation."
},
{
"number": "7",
"name": "P2.7/TB0CLK/XIN",
"type": "bidirectional",
"description": "Port 2 Pin 7: General-purpose I/O with Timer_B0 clock input and external low-frequency crystal oscillator input (32 kHz) selectable via P2SEL register bits."
},
{
"number": "8",
"name": "P2.6/MCLK/XOUT",
"type": "bidirectional",
"description": "Port 2 Pin 6: General-purpose I/O with main clock (MCLK) output and external low-frequency crystal oscillator output selectable via P2SEL register bits."
},
{
"number": "9",
"name": "P2.5/COMP1.0",
"type": "bidirectional",
"description": "Port 2 Pin 5: General-purpose I/O with enhanced comparator 1 positive input selectable via P2SEL register bits."
},
{
"number": "10",
"name": "P2.4/COMP1.1",
"type": "bidirectional",
"description": "Port 2 Pin 4: General-purpose I/O with enhanced comparator 1 negative input selectable via P2SEL register bits."
},
{
"number": "11",
"name": "P4.7/UCB1SCL",
"type": "bidirectional",
"description": "Port 4 Pin 7: General-purpose I/O with eUSCI_B1 I2C serial clock (SCL) or SPI serial clock input selectable via P4SEL register bits."
},
{
"number": "12",
"name": "P4.6/UCB1SDA",
"type": "bidirectional",
"description": "Port 4 Pin 6: General-purpose I/O with eUSCI_B1 I2C serial data (SDA) or SPI master in/slave out selectable via P4SEL register bits."
},
{
"number": "13",
"name": "P4.3/UCA1TXD/UCA1SIMO",
"type": "bidirectional",
"description": "Port 4 Pin 3: General-purpose I/O with eUSCI_A1 transmit data output or SPI serial data in/master out selectable via P4SEL register bits."
},
{
"number": "14",
"name": "P4.2/UCA1RXD/UCA1SOMI",
"type": "bidirectional",
"description": "Port 4 Pin 2: General-purpose I/O with eUSCI_A1 receive data input or SPI serial data out/master in selectable via P4SEL register bits."
},
{
"number": "15",
"name": "P4.1/UCA1CLK",
"type": "bidirectional",
"description": "Port 4 Pin 1: General-purpose I/O with eUSCI_A1 serial clock input/output selectable via P4SEL register bits."
},
{
"number": "16",
"name": "P4.0/UCA1STE/ISOTXD/ISORXD",
"type": "bidirectional",
"description": "Port 4 Pin 0: General-purpose I/O with eUSCI_A1 slave transmit enable, or isolated data transmit/receive selectable via P4SEL register bits."
},
{
"number": "17",
"name": "P2.1/TB1.2/COMP1.O",
"type": "bidirectional",
"description": "Port 2 Pin 1: General-purpose I/O with Timer_B1 capture/compare register output, or enhanced comparator 1 output selectable via P2SEL register bits."
},
{
"number": "18",
"name": "P2.0/TB1.1/COMP0.O",
"type": "bidirectional",
"description": "Port 2 Pin 0: General-purpose I/O with Timer_B1 capture/compare register output, or enhanced comparator 0 output selectable via P2SEL register bits."
},
{
"number": "19",
"name": "P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/A7/VREF+",
"type": "bidirectional",
"description": "Port 1 Pin 7: General-purpose I/O with eUSCI_A0 transmit/SPI master in/slave out, Timer_B0 output, JTAG data out, ADC input A7, or 1.2-V reference output selectable via P1SEL register bits."
},
{
"number": "20",
"name": "P1.6/UCA0RXD/UCA0SOMI/TB0.1/TDI/TCLK/A6",
"type": "bidirectional",
"description": "Port 1 Pin 6: General-purpose I/O with eUSCI_A0 receive/SPI slave out, Timer_B0 output, JTAG data in/test clock, and ADC input A6 selectable via P1SEL register bits."
},
{
"number": "21",
"name": "P1.5/UCA0CLK/TMS/A5",
"type": "bidirectional",
"description": "Port 1 Pin 5: General-purpose I/O with eUSCI_A0 serial clock, JTAG test mode select, and ADC input A5 selectable via P1SEL register bits."
},
{
"number": "22",
"name": "P1.4/UCA0STE/TCK/A4",
"type": "bidirectional",
"description": "Port 1 Pin 4: General-purpose I/O with eUSCI_A0 slave transmit enable, JTAG test clock, and ADC input A4 selectable via P1SEL register bits."
},
{
"number": "23",
"name": "P3.7",
"type": "bidirectional",
"description": "Port 3 Pin 7: General-purpose I/O with selectable alternate function via P3SEL register bits."
},
{
"number": "24",
"name": "P3.6",
"type": "bidirectional",
"description": "Port 3 Pin 6: General-purpose I/O with selectable alternate function via P3SEL register bits."
},
{
"number": "25",
"name": "P3.5",
"type": "bidirectional",
"description": "Port 3 Pin 5: General-purpose I/O with selectable alternate function via P3SEL register bits."
},
{
"number": "26",
"name": "P3.4/SMCLK",
"type": "bidirectional",
"description": "Port 3 Pin 4: General-purpose I/O with subsystem master clock (SMCLK) output selectable via P3SEL register bits."
},
{
"number": "27",
"name": "P3.3",
"type": "bidirectional",
"description": "Port 3 Pin 3: General-purpose I/O with selectable alternate function via P3SEL register bits."
},
{
"number": "28",
"name": "P3.2",
"type": "bidirectional",
"description": "Port 3 Pin 2: General-purpose I/O with selectable alternate function via P3SEL register bits."
},
{
"number": "29",
"name": "P3.1",
"type": "bidirectional",
"description": "Port 3 Pin 1: General-purpose I/O with selectable alternate function via P3SEL register bits."
},
{
"number": "30",
"name": "P3.0/MCLK",
"type": "bidirectional",
"description": "Port 3 Pin 0: General-purpose I/O with main clock (MCLK) output selectable via P3SEL register bits."
},
{
"number": "31",
"name": "P1.3/UCB0SOMI/UCB0SCL/A3",
"type": "bidirectional",
"description": "Port 1 Pin 3: General-purpose I/O with eUSCI_B0 slave out/master in or I2C serial clock, and ADC input A3 selectable via P1SEL register bits."
},
{
"number": "32",
"name": "P1.2/UCB0SIMO/UCB0SDA/TB0TRG/A2/Veref-",
"type": "bidirectional",
"description": "Port 1 Pin 2: General-purpose I/O with eUSCI_B0 master in/slave out or I2C serial data, Timer_B0 external trigger, ADC input A2, or reference voltage negative input selectable via P1SEL register bits."
},
{
"number": "33",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.2",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.2",
"primary_model": "claude-haiku-4-5-20251001",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: P3.x pin assignments (pins 23-30) could not be independently verified in the source diagrams but are; The actual physical pin order around the VQFN package perimeter was inferred from diagram positionin",
"exposed pad 33 added from the footprint"
],
"pages_sent": null,
"cost_usd": 0.3069,
"at": "2026-09-30T01:25:38"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/msp430fr2355",
"pages": 146,
"sha256": "20e2c81ab11138f8",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 33,
"described": 33,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
}
}
}