component
MSP430F67641AIPN
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655
{
"schema_version": 1,
"type": "component",
"slug": "msp430f67641aipn",
"title": "MSP430F67641AIPN",
"brief": "Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"embedded processors & controllers",
"msp430f67641aipn",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "MSP430F67641AIPN",
"manufacturer": "Texas Instruments",
"package": "LQFP-80(12x12)",
"pin_count": 80,
"category": "Embedded Processors & Controllers",
"subcategory": "Microcontrollers (MCU/MPU/SOC)",
"datasheet": "https://www.ti.com/cn/lit/gpn/msp430f67641a",
"parts": {
"symbol": "msp430f67641aipn.kicad_sym",
"footprint": "msp430f67641aipn.kicad_mod",
"model_3d": "msp430f67641aipn-hero.glb",
"model_3d_plain": "msp430f67641aipn.glb",
"model_3d_step": "msp430f67641aipn-etched.step",
"model_3d_step_plain": "msp430f67641aipn.step",
"lbr": "msp430f67641aipn.lbr"
},
"distributor_links": {
"lcsc": "C1339660",
"digikey": "MSP430F67641AIPN-ND",
"mouser": "595-MSP430F67641AIPN"
},
"distributor_check": {
"checked_at": "2026-10-08T21:46:41Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "MSP430F67641AIPN-ND",
"status": "found"
},
"mouser": {
"pn": "595-MSP430F67641AIPN",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "SD0P0",
"type": "input",
"description": "SD24_B converter 0 positive analog input; a protection diode is connected to VCC on SD24_B inputs but none to VSS."
},
{
"number": "2",
"name": "SD0N0",
"type": "input",
"description": "SD24_B converter 0 negative analog input; a protection diode is connected to VCC on SD24_B inputs but none to VSS."
},
{
"number": "3",
"name": "SD1P0",
"type": "input",
"description": "SD24_B converter 1 positive analog input; a protection diode is connected to VCC on SD24_B inputs but none to VSS."
},
{
"number": "4",
"name": "SD1N0",
"type": "input",
"description": "SD24_B converter 1 negative analog input; a protection diode is connected to VCC on SD24_B inputs but none to VSS."
},
{
"number": "5",
"name": "SD2P0",
"type": "input",
"description": "SD24_B converter 2 positive analog input; a protection diode is connected to VCC on SD24_B inputs but none to VSS."
},
{
"number": "6",
"name": "SD2N0",
"type": "input",
"description": "SD24_B converter 2 negative analog input; a protection diode is connected to VCC on SD24_B inputs but none to VSS."
},
{
"number": "7",
"name": "VREF",
"type": "power_in",
"description": "Analog reference voltage pin powered from AVCC; the provided text gives no further electrical limit for this pin."
},
{
"number": "8",
"name": "AVSS",
"type": "power_in",
"description": "Analog ground; AVSS must be at the same potential as DVSS and VSS (0 V)."
},
{
"number": "9",
"name": "AVCC",
"type": "power_in",
"description": "Analog supply for analog modules, operating from 1.8 V to 3.6 V; TI recommends the same source as DVCC with at most 0.3 V difference."
},
{
"number": "10",
"name": "VASYS",
"type": "power_in",
"description": "Analog system supply pin listed as a power pin; the provided text gives no further electrical limit for it."
},
{
"number": "11",
"name": "P1.0/PM_TA0.0/VeREF-/A2",
"type": "bidirectional",
"description": "General-purpose I/O P1.0 with port interrupt (reset default, LVCMOS on DVCC, high-impedance after BOR); alternates are Timer TA0 CCR0 (PM_TA0.0), external ADC reference VeREF- and analog input A2."
},
{
"number": "12",
"name": "P1.1/PM_TA0.1/VeREF+/A1",
"type": "bidirectional",
"description": "General-purpose I/O P1.1 with port interrupt (reset default, LVCMOS on DVCC, high-impedance after BOR); alternates are Timer TA0 CCR1 (PM_TA0.1), external ADC reference VeREF+ and analog input A1."
},
{
"number": "13",
"name": "P1.2/PM_UCA0RXD/PM_UCA0SOMI/A0",
"type": "bidirectional",
"description": "General-purpose I/O P1.2 with port interrupt (reset default, LVCMOS on DVCC); alternates are eUSCI_A0 UART RXD or SPI SOMI and analog input A0."
},
{
"number": "14",
"name": "P1.3/PM_UCA0TXD/PM_UCA0SIMO/R03",
"type": "bidirectional",
"description": "General-purpose I/O P1.3 with port interrupt (reset default, LVCMOS on DVCC); alternates are eUSCI_A0 UART TXD or SPI SIMO and LCD voltage R03."
},
{
"number": "15",
"name": "AUXVCC2",
"type": "power_in",
"description": "Auxiliary supply 2; maximum load 20 mA for core and I/O and 5 mA for analog modules."
},
{
"number": "16",
"name": "AUXVCC1",
"type": "power_in",
"description": "Auxiliary supply 1; maximum load 20 mA for core and I/O and 5 mA for analog modules; device can start from the higher of primary supply or AUXVCC1."
},
{
"number": "17",
"name": "VDSYS",
"type": "power_in",
"description": "Digital system supply pin that must be connected externally on the board for proper device operation."
},
{
"number": "18",
"name": "DVCC",
"type": "power_in",
"description": "Digital supply voltage, 1.8 V to 3.6 V over the recommended VCC range; maximum load 20 mA for core and I/O."
},
{
"number": "19",
"name": "DVSS",
"type": "power_in",
"description": "Digital ground; all voltages are referenced to VSS = VDVSS = VAVSS."
},
{
"number": "20",
"name": "VCORE",
"type": "power_out",
"description": "Internal core-voltage node for internal device use only; no external DC load or voltage may be applied, with 470 nF recommended capacitor."
},
{
"number": "21",
"name": "XIN",
"type": "input",
"description": "Input terminal for the crystal oscillator; unused dedicated XIN pins should be connected to DVSS."
},
{
"number": "22",
"name": "XOUT",
"type": "output",
"description": "Output terminal for the crystal oscillator; left open when unused."
},
{
"number": "23",
"name": "AUXVCC3",
"type": "power_in",
"description": "Dedicated supply for the backup subsystem (XT1 oscillator, RTC and backup RAM), which is retained during LPM3.5."
},
{
"number": "24",
"name": "P1.4/PM_UCA1RXD/PM_UCA1SOMI/LCDREF/R13",
"type": "bidirectional",
"description": "General-purpose I/O P1.4 with port interrupt (reset default, LVCMOS on DVCC); alternates are eUSCI_A1 UART RXD or SPI SOMI, LCD reference LCDREF and LCD voltage R13."
},
{
"number": "25",
"name": "P1.5/PM_UCA1TXD/PM_UCA1SIMO/R23",
"type": "bidirectional",
"description": "General-purpose I/O P1.5 with port interrupt (reset default, LVCMOS on DVCC); alternates are eUSCI_A1 UART TXD or SPI SIMO and LCD voltage R23."
},
{
"number": "26",
"name": "LCDCAP/R33",
"type": "bidirectional",
"description": "LCD capacitor/voltage pin (analog, AVCC); must be connected to DVSS if not used."
},
{
"number": "27",
"name": "COM0",
"type": "output",
"description": "LCD common output COM0 (LVCMOS on DVCC, reset state OFF)."
},
{
"number": "28",
"name": "COM1",
"type": "output",
"description": "LCD common output COM1 (LVCMOS on DVCC, reset state OFF)."
},
{
"number": "29",
"name": "COM2",
"type": "output",
"description": "LCD common output COM2 (LVCMOS on DVCC, reset state OFF)."
},
{
"number": "30",
"name": "COM3",
"type": "output",
"description": "LCD common output COM3 (LVCMOS on DVCC, reset state OFF)."
},
{
"number": "31",
"name": "P1.6/PM_UCA0CLK/COM4",
"type": "bidirectional",
"description": "General-purpose I/O P1.6 with port interrupt (reset default, LVCMOS on DVCC); alternates are eUSCI_A0 clock and LCD common output COM4."
},
{
"number": "32",
"name": "P1.7/PM_UCB0CLK/COM5",
"type": "bidirectional",
"description": "General-purpose I/O P1.7 with port interrupt (reset default, LVCMOS on DVCC); alternates are eUSCI_B0 clock and LCD common output COM5."
},
{
"number": "33",
"name": "P2.0/PM_UCB0SOMI/PM_UCB0SCL/COM6/S39",
"type": "bidirectional",
"description": "General-purpose I/O P2.0 (reset default, LVCMOS on DVCC); alternates are eUSCI_B0 SPI SOMI or I2C SCL, LCD common output COM6 and LCD segment S39."
},
{
"number": "34",
"name": "P2.1/PM_UCB0SIMO/PM_UCB0SDA/COM7/S38",
"type": "bidirectional",
"description": "General-purpose I/O P2.1 (reset default, LVCMOS on DVCC); alternates are eUSCI_B0 SPI SIMO or I2C SDA, LCD common output COM7 and LCD segment S38."
},
{
"number": "35",
"name": "P2.2/PM_UCA2RXD/PM_UCA2SOMI/S37",
"type": "bidirectional",
"description": "General-purpose I/O P2.2 (reset default, LVCMOS on DVCC); alternates are eUSCI_A2 UART RXD or SPI SOMI and LCD segment S37."
},
{
"number": "36",
"name": "P2.3/PM_UCA2TXD/PM_UCA2SIMO/S36",
"type": "bidirectional",
"description": "General-purpose I/O P2.3 (reset default, LVCMOS on DVCC); alternates are eUSCI_A2 UART TXD or SPI SIMO and LCD segment S36."
},
{
"number": "37",
"name": "P2.4/PM_UCA1CLK/S35",
"type": "bidirectional",
"description": "General-purpose I/O P2.4 (reset default, LVCMOS on DVCC); alternates are eUSCI_A1 clock and LCD segment S35."
},
{
"number": "38",
"name": "P2.5/PM_UCA2CLK/S34",
"type": "bidirectional",
"description": "General-purpose I/O P2.5 (reset default, LVCMOS on DVCC); alternates are eUSCI_A2 clock and LCD segment S34."
},
{
"number": "39",
"name": "P2.6/PM_TA1.0/S33",
"type": "bidirectional",
"description": "General-purpose I/O P2.6 (reset default, LVCMOS on DVCC); alternates are Timer TA1 CCR0 and LCD segment S33."
},
{
"number": "40",
"name": "P2.7/PM_TA1.1/S32",
"type": "bidirectional",
"description": "General-purpose I/O P2.7 (reset default, LVCMOS on DVCC); alternates are Timer TA1 CCR1 and LCD segment S32."
},
{
"number": "41",
"name": "P3.0/PM_TA2.0/S31/BSL_TX",
"type": "bidirectional",
"description": "General-purpose I/O P3.0 (reset default, LVCMOS on DVCC); alternates are Timer TA2 CCR0, LCD segment S31 and bootloader transmit BSL_TX."
},
{
"number": "42",
"name": "P3.1/PM_TA2.1/S30/BSL_RX",
"type": "bidirectional",
"description": "General-purpose I/O P3.1 (reset default, LVCMOS on DVCC); alternates are Timer TA2 CCR1, LCD segment S30 and bootloader receive BSL_RX."
},
{
"number": "43",
"name": "P3.2/PM_TACLK/PM_RTCCLK/S29",
"type": "bidirectional",
"description": "General-purpose I/O P3.2 (reset default, LVCMOS on DVCC); alternates are Timer_A clock input TACLK, RTC clock output RTCCLK and LCD segment S29."
},
{
"number": "44",
"name": "P3.3/PM_TA0.2/S28",
"type": "bidirectional",
"description": "General-purpose I/O P3.3 (reset default, LVCMOS on DVCC); alternates are Timer TA0 CCR2 and LCD segment S28."
},
{
"number": "45",
"name": "P3.4/PM_SDCLK/S27",
"type": "bidirectional",
"description": "General-purpose I/O P3.4 (reset default, LVCMOS on DVCC); alternates are SD24_B bit-stream clock SDCLK and LCD segment S27."
},
{
"number": "46",
"name": "P3.5/PM_SD0DIO/S26",
"type": "bidirectional",
"description": "General-purpose I/O P3.5 (reset default, LVCMOS on DVCC); alternates are SD24_B converter 0 bit-stream data SD0DIO and LCD segment S26."
},
{
"number": "47",
"name": "P3.6/PM_SD1DIO/S25",
"type": "bidirectional",
"description": "General-purpose I/O P3.6 (reset default, LVCMOS on DVCC); alternates are SD24_B converter 1 bit-stream data SD1DIO and LCD segment S25."
},
{
"number": "48",
"name": "P3.7/PM_SD2DIO/S24",
"type": "bidirectional",
"description": "General-purpose I/O P3.7 (reset default, LVCMOS on DVCC); alternates are SD24_B converter 2 bit-stream data SD2DIO and LCD segment S24."
},
{
"number": "49",
"name": "P4.0/S23",
"type": "bidirectional",
"description": "General-purpose I/O P4.0 (reset OFF, LVCMOS on DVCC) or LCD segment output S23, selected by P4SEL and LCDS23."
},
{
"number": "50",
"name": "P4.1/S22",
"type": "bidirectional",
"description": "General-purpose I/O P4.1 (reset OFF, LVCMOS on DVCC) or LCD segment output S22, selected by P4SEL and LCDS22."
},
{
"number": "51",
"name": "P4.2/S21",
"type": "bidirectional",
"description": "General-purpose I/O P4.2 (reset OFF, LVCMOS on DVCC) or LCD segment output S21, selected by P4SEL and LCDS21."
},
{
"number": "52",
"name": "P4.3/S20",
"type": "bidirectional",
"description": "General-purpose I/O P4.3 (reset OFF, LVCMOS on DVCC) or LCD segment output S20, selected by P4SEL and LCDS20."
},
{
"number": "53",
"name": "P4.4/S19",
"type": "bidirectional",
"description": "General-purpose I/O P4.4 (reset OFF, LVCMOS on DVCC) or LCD segment output S19, selected by P4SEL and LCDS19."
},
{
"number": "54",
"name": "P4.5/S18",
"type": "bidirectional",
"description": "General-purpose I/O P4.5 (reset OFF, LVCMOS on DVCC) or LCD segment output S18, selected by P4SEL and LCDS18."
},
{
"number": "55",
"name": "P4.6/S17",
"type": "bidirectional",
"description": "General-purpose I/O P4.6 (reset OFF, LVCMOS on DVCC) or LCD segment output S17, selected by P4SEL and LCDS17."
},
{
"number": "56",
"name": "P4.7/S16",
"type": "bidirectional",
"description": "General-purpose I/O P4.7 (reset OFF, LVCMOS on DVCC) or LCD segment output S16, selected by P4SEL and LCDS16."
},
{
"number": "57",
"name": "P5.0/S15",
"type": "bidirectional",
"description": "General-purpose I/O P5.0 (reset OFF, LVCMOS on DVCC) or LCD segment output S15, selected by P5SEL and LCDS15."
},
{
"number": "58",
"name": "P5.1/S14",
"type": "bidirectional",
"description": "General-purpose I/O P5.1 (reset OFF, LVCMOS on DVCC) or LCD segment output S14, selected by P5SEL and LCDS14."
},
{
"number": "59",
"name": "DVSYS",
"type": "power_in",
"description": "Digital system pin that must be connected externally on the board for proper device operation."
},
{
"number": "60",
"name": "DVSS",
"type": "power_in",
"description": "Digital ground; all voltages are referenced to VSS = VDVSS = VAVSS."
},
{
"number": "61",
"name": "P5.2/S13",
"type": "bidirectional",
"description": "General-purpose I/O P5.2 (reset OFF, LVCMOS on DVCC) or LCD segment output S13, selected by P5SEL and LCDS13."
},
{
"number": "62",
"name": "P5.3/S12",
"type": "bidirectional",
"description": "General-purpose I/O P5.3 (reset OFF, LVCMOS on DVCC) or LCD segment output S12, selected by P5SEL and LCDS12."
},
{
"number": "63",
"name": "P5.4/S11",
"type": "bidirectional",
"description": "General-purpose I/O P5.4 (reset OFF, LVCMOS on DVCC) or LCD segment output S11, selected by P5SEL and LCDS11."
},
{
"number": "64",
"name": "P5.5/S10",
"type": "bidirectional",
"description": "General-purpose I/O P5.5 (reset OFF, LVCMOS on DVCC) or LCD segment output S10, selected by P5SEL and LCDS10."
},
{
"number": "65",
"name": "P5.6/S9",
"type": "bidirectional",
"description": "General-purpose I/O P5.6 (reset OFF, LVCMOS on DVCC) or LCD segment output S9, selected by P5SEL and LCDS9."
},
{
"number": "66",
"name": "P5.7/S8",
"type": "bidirectional",
"description": "General-purpose I/O P5.7 (reset OFF, LVCMOS on DVCC) or LCD segment output S8, selected by P5SEL and LCDS8."
},
{
"number": "67",
"name": "P6.0/S7",
"type": "bidirectional",
"description": "General-purpose I/O P6.0 (reset OFF, LVCMOS on DVCC) or LCD segment output S7, selected by P6SEL and LCDS7."
},
{
"number": "68",
"name": "P6.1/S6",
"type": "bidirectional",
"description": "General-purpose I/O P6.1 (reset OFF, LVCMOS on DVCC) or LCD segment output S6, selected by P6SEL and LCDS6."
},
{
"number": "69",
"name": "P6.2/S5",
"type": "bidirectional",
"description": "General-purpose I/O P6.2 (reset OFF, LVCMOS on DVCC) or LCD segment output S5, selected by P6SEL and LCDS5."
},
{
"number": "70",
"name": "P6.3/S4",
"type": "bidirectional",
"description": "General-purpose I/O P6.3 (reset OFF, LVCMOS on DVCC) or LCD segment output S4, selected by P6SEL and LCDS4."
},
{
"number": "71",
"name": "P6.4/S3",
"type": "bidirectional",
"description": "General-purpose I/O P6.4 (reset OFF, LVCMOS on DVCC) or LCD segment output S3, selected by P6SEL and LCDS3."
},
{
"number": "72",
"name": "P6.5/S2",
"type": "bidirectional",
"description": "General-purpose I/O P6.5 (reset OFF, LVCMOS on DVCC) or LCD segment output S2, selected by P6SEL and LCDS2."
},
{
"number": "73",
"name": "P6.6/S1",
"type": "bidirectional",
"description": "General-purpose I/O P6.6 (reset OFF, LVCMOS on DVCC) or LCD segment output S1, selected by P6SEL and LCDS1."
},
{
"number": "74",
"name": "P6.7/S0",
"type": "bidirectional",
"description": "General-purpose I/O P6.7 (reset OFF, LVCMOS on DVCC) or LCD segment output S0, selected by P6SEL and LCDS0."
},
{
"number": "75",
"name": "TEST/SBWTCK",
"type": "input",
"description": "Test mode pin that selects digital I/O on the JTAG pins; it always has an internal pulldown enabled and carries Spy-Bi-Wire clock SBWTCK."
},
{
"number": "76",
"name": "PJ.0/SMCLK/TDO",
"type": "bidirectional",
"description": "General-purpose I/O PJ.0 (reset OFF) with SMCLK output or JTAG TDO output; unused pin should be set to port output direction."
},
{
"number": "77",
"name": "PJ.1/MCLK/TDI/TCLK",
"type": "bidirectional",
"description": "General-purpose I/O PJ.1 (reset OFF) with MCLK output or JTAG TDI/TCLK input; when used as JTAG pin it should remain open."
},
{
"number": "78",
"name": "PJ.2/ADC10CLK/TMS",
"type": "bidirectional",
"description": "General-purpose I/O PJ.2 (reset OFF) with ADC10CLK output or JTAG TMS input; pullups are activated automatically on TMS in JTAG mode."
},
{
"number": "79",
"name": "PJ.3/ACLK/TCK",
"type": "bidirectional",
"description": "General-purpose I/O PJ.3 (reset OFF) with ACLK output or JTAG TCK input; pullups are activated automatically on TCK in JTAG mode."
},
{
"number": "80",
"name": "RST/NMI/SBWTDIO",
"type": "input",
"description": "Active-low reset input with internal pullup enabled after BOR; also nonmaskable interrupt input NMI and Spy-Bi-Wire data I/O SBWTDIO."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Table 4-4 (PN signal descriptions) and the PN-specific parts of section 4.3 are not in the extracted; Table 4-2 lists VeREF- and VeREF+ with signal type I and buffer type Power, while the PZ table and s; The extracted text gives no separate electrical description for VASYS (pin 10) or VREF (pin 7). The "
],
"pages_sent": 73,
"cost_usd": 0.3722,
"at": "2026-10-08T21:46:05"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/msp430f67641a",
"pages": 161,
"sha256": "4f4b60167e8688ea",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 80,
"described": 80,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "msp430f67641aipn.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
14,
14,
1.5
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "f782bdbc6327d920be33e2b9906695d7c3690117933775c3f145eac71f2013ac",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "msp430f67641aipn-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
14,
14,
1.5
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "c376e96fa50ceb13710ce703e3195d7fcb1bcce8d37f6c4a2be8f71f2c10aa7f",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "LQFP-80(12x12)",
"Category": "Embedded Processors & Controllers",
"Pins": "80"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"msp430f67641aipn"
],
"discovery_pitch": "MSP430F67641AIPN (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"msp430f67641aipn.kicad_sym",
"msp430f67641aipn.kicad_mod",
"msp430f67641aipn.glb",
"msp430f67641aipn.step",
"msp430f67641aipn.lbr",
"docs/hero.png",
"docs/msp430f67641aipn-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"msp430f67641aipn-hero.glb",
"msp430f67641aipn-hero.overlay.json"
],
"visibility": {
"public": true
}
}