component

MMDF1N05ER2G-JSM

Public Made by Adom

by adom

JSMSEMI MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsmmdf1n05er2g-jsmfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers mmdf1n05er2g-jsm: viewers · Ray 2h ago
mmdf1n05er2g-jsm-etched.glb Publish 0.1.0 · Ray 2h ago
mmdf1n05er2g-jsm-etched.step mmdf1n05er2g-jsm: factory component page (tier=lcsc) · Ray 2h ago
mmdf1n05er2g-jsm-hero.glb mmdf1n05er2g-jsm: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
mmdf1n05er2g-jsm-hero.overlay.json Publish 0.1.0 · Ray 2h ago
mmdf1n05er2g-jsm.glb Publish 0.1.0 · Ray 2h ago
mmdf1n05er2g-jsm.kicad_mod Publish 0.1.0 · Ray 2h ago
mmdf1n05er2g-jsm.kicad_sym Publish 0.1.0 · Ray 2h ago
mmdf1n05er2g-jsm.lbr Publish 0.1.0 · Ray 2h ago
mmdf1n05er2g-jsm.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago

MMDF1N05ER2G-JSM

JSMSEMI · MOSFETs · SOP-8

MMDF1N05ER2G-JSM from JSMSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S2 passive Source of N-channel MOSFET 2 (VDS max 60 V, ID 6.3 A at TA=25°C).
2 G2 input Gate of N-channel MOSFET 2 (VGS max ±20 V, threshold 1.0 to 3.0 V).
3 S1 passive Source of N-channel MOSFET 1 (VDS max 60 V, ID 6.3 A at TA=25°C).
4 G1 input Gate of N-channel MOSFET 1 (VGS max ±20 V, threshold 1.0 to 3.0 V).
5 D1 passive Drain of MOSFET 1 (VDS max 60 V, pulsed IDM 40 A), tied to pin 6.
6 D1 passive Drain of MOSFET 1 (VDS max 60 V, pulsed IDM 40 A), tied to pin 5.
7 D2 passive Drain of MOSFET 2 (VDS max 60 V, pulsed IDM 40 A), tied to pin 8.
8 D2 passive Drain of MOSFET 2 (VDS max 60 V, pulsed IDM 40 A), tied to pin 7.

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: MMDF1N05ER2G-JSM
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: mmdf1n05er2g-jsm-etched.step / mmdf1n05er2g-jsm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mmdf1n05er2g-jsm.step / mmdf1n05er2g-jsm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (5 pp, sha256 50ce43e8ee7603be, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF