component
MKDV16GCL-STP
Public Made by Adomby adom
MK NAND FLASH, LGA-8(6.6x8). Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+44@@ -0,0 +1,44 @@+# MKDV16GCL-STP++**MK** · NAND FLASH · LGA-8(6.6x8)++MKDV16GCL-STP from MK, in a LGA-8(6.6x8). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | DAT2 | bidirectional | SD data line bit 2 (I/O push-pull in SD mode); reserved in SPI mode; host must pull up via RDAT (10 k-100 kΩ) even in 1-bit SD mode. |+| 2 | DAT3 | bidirectional | SD data line bit 3 (I/O push-pull in SD mode); active-low chip select (CS#) in SPI mode; carries internal 10-90 kΩ pull-up (RDAT3) for mode selection and card detection, disconnectable via ACMD42. |+| 3 | CLK | input | Host clock input; supports up to 50 MHz; should be driven to logic 0 during power-down to prevent current draw through signal lines. |+| 4 | GND | power_in | Supply voltage ground reference (VSS); common ground for all signal and power circuitry. |+| 5 | CMD | bidirectional | Bidirectional command/response line (push-pull); host sends addressed or broadcast commands, card returns responses; data input (DI) in SPI mode; pull up via RCMD (10 k-100 kΩ). |+| 6 | DAT0 | bidirectional | SD data line bit 0 (I/O push-pull); default single-bit data path after power-up; data output (DO) in SPI mode; pull up via RDAT (10 k-100 kΩ). |+| 7 | DAT1 | bidirectional | SD data line bit 1 (I/O push-pull in SD mode); acts as input on power-up until SET_BUS_WIDTH is issued; reserved in SPI mode; pull up via RDAT (10 k-100 kΩ). |+| 8 | VDD | power_in | Supply voltage 2.7 V to 3.6 V (nominally 3.3 V); standby current max 0.25 mA at 3.6 V/25 MHz, operating write current max 30 mA at 3.3 V/25 MHz; decouple with 2.2 µF capacitor. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | MK |+| Package | LGA-8(6.6x8) |+| Category | Memory |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `MKDV16GCL-STP`+- Footprint: `Package_LGA:LGA-8_8x6.2mm_P1.27mm`+- 3D model: LGA-8(6.6x8), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.0 mm nominal LGA height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)+- 3D model files: `mkdv16gcl-stp-etched.step` / `mkdv16gcl-stp-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `mkdv16gcl-stp.step` / `mkdv16gcl-stp.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [MK datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603011609124495360) (21 pp, sha256 `d21400e090b98897`, retrieved 2026-10-01, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/mkdv16gcl-stp-datasheet.pdf)
page.jsonadded+140@@ -0,0 +1,140 @@+{+ "slug": "mkdv16gcl-stp",+ "version": "0.1.0",+ "type": "component",+ "description": "MK NAND FLASH, LGA-8(6.6x8). Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "memory",+ "mkdv16gcl-stp",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "mkdv16gcl-stp.kicad_sym",+ "mkdv16gcl-stp.kicad_mod",+ "mkdv16gcl-stp.glb",+ "mkdv16gcl-stp.step",+ "mkdv16gcl-stp.lbr",+ "docs/hero.png",+ "docs/mkdv16gcl-stp-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "MKDV16GCL-STP",+ "manufacturer": "MK",+ "package": "LGA-8(6.6x8)",+ "pin_count": 8,+ "category": "Memory",+ "subcategory": "NAND FLASH",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603011609124495360",+ "parts": {+ "symbol": "mkdv16gcl-stp.kicad_sym",+ "footprint": "mkdv16gcl-stp.kicad_mod",+ "model_3d": "mkdv16gcl-stp-etched.glb",+ "model_3d_plain": "mkdv16gcl-stp.glb",+ "model_3d_step": "mkdv16gcl-stp-etched.step",+ "model_3d_step_plain": "mkdv16gcl-stp.step",+ "lbr": "mkdv16gcl-stp.lbr"+ },+ "distributor_links": {+ "lcsc": "C19192127"+ },+ "distributor_check": {+ "checked_at": "2026-10-01T18:52:12Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": null,+ "status": "no match"+ },+ "mouser": {+ "pn": null,+ "status": "no match"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "DAT2",+ "type": "bidirectional",+ "description": "SD data line bit 2 (I/O push-pull in SD mode); reserved in SPI mode; host must pull up via RDAT (10 k-100 kΩ) even in 1-bit SD mode."+ },+ {+ "number": "2",+ "name": "DAT3",+ "type": "bidirectional",+ "description": "SD data line bit 3 (I/O push-pull in SD mode); active-low chip select (CS#) in SPI mode; carries internal 10-90 kΩ pull-up (RDAT3) for mode selection and card detection, disconnectable via ACMD42."+ },+ {+ "number": "3",+ "name": "CLK",+ "type": "input",+ "description": "Host clock input; supports up to 50 MHz; should be driven to logic 0 during power-down to prevent current draw through signal lines."+ },+ {+ "number": "4",+ "name": "GND",+ "type": "power_in",+ "description": "Supply voltage ground reference (VSS); common ground for all signal and power circuitry."+ },+ {+ "number": "5",+ "name": "CMD",+ "type": "bidirectional",+ "description": "Bidirectional command/response line (push-pull); host sends addressed or broadcast commands, card returns responses; data input (DI) in SPI mode; pull up via RCMD (10 k-100 kΩ)."+ },+ {+ "number": "6",+ "name": "DAT0",+ "type": "bidirectional",+ "description": "SD data line bit 0 (I/O push-pull); default single-bit data path after power-up; data output (DO) in SPI mode; pull up via RDAT (10 k-100 kΩ)."+ },+ {+ "number": "7",+ "name": "DAT1",+ "type": "bidirectional",+ "description": "SD data line bit 1 (I/O push-pull in SD mode); acts as input on power-up until SET_BUS_WIDTH is issued; reserved in SPI mode; pull up via RDAT (10 k-100 kΩ)."+ },+ {+ "number": "8",+ "name": "VDD",+ "type": "power_in",+ "description": "Supply voltage 2.7 V to 3.6 V (nominally 3.3 V); standby current max 0.25 mA at 3.6 V/25 MHz, operating write current max 30 mA at 3.3 V/25 MHz; decouple with 2.2 µF capacitor."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603011609124495360",+ "pages": 21,+ "sha256": "d21400e090b98897",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}