main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers mcp6v67-e: viewers · Ray 8d ago
mcp6v67-e-etched.glb Publish 0.1.0 · Ray 8d ago
mcp6v67-e-etched.step mcp6v67-e: factory component page (tier=mfr) · Ray 8d ago
mcp6v67-e-hero.glb mcp6v67-e: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
mcp6v67-e-hero.overlay.json Publish 0.1.0 · Ray 8d ago
mcp6v67-e.glb Publish 0.1.0 · Ray 8d ago
mcp6v67-e.kicad_mod Publish 0.1.0 · Ray 8d ago
mcp6v67-e.kicad_sym Publish 0.1.0 · Ray 8d ago
mcp6v67-e.lbr Publish 0.1.0 · Ray 8d ago
mcp6v67-e.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

MCP6V67-E

Microchip Tech · Precision OpAmps · MSOP-8

MCP6V67-E from Microchip Tech, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUTA output Output of Op Amp A; the analog output pin is a low-impedance voltage source.
2 VINA- input Inverting input of Op Amp A; a high-impedance CMOS input with low bias current.
3 VINA+ input Noninverting input of Op Amp A; a high-impedance CMOS input with low bias current.
4 VSS power_in Negative power supply; VDD is 1.8V to 5.5V higher than VSS, and in single-supply use VSS is connected to ground.
5 VINB+ input Noninverting input of Op Amp B; a high-impedance CMOS input with low bias current.
6 VINB- input Inverting input of Op Amp B; a high-impedance CMOS input with low bias current.
7 VOUTB output Output of Op Amp B; the analog output pin is a low-impedance voltage source.
8 VDD power_in Positive power supply, 1.8V to 5.5V above VSS; VDD will need bypass capacitors.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package MSOP-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS -25 25 µV TA = +25°C 3
Input Offset Voltage Drift with Temperature (Linear Temp. Co.) TC1 -150 150 nV/°C TA = -40 to +125°C (Note 1: design guidance only; not tested) 3
Power Supply Rejection Ratio PSRR 110 134 dB 3
Input Bias Current IB -50 50 pA 3
Input Bias Current across Temperature IB 0 0.2 1.5 nA TA = +125°C 3
Input Offset Current IOS -200 200 pA 3
Input Offset Current across Temperature IOS -800 800 pA TA = +125°C 3
Common Mode Rejection Ratio CMRR 101 128 dB VDD = 1.8V, VCM = -0.2V to 2.1V 4
Common Mode Rejection Ratio CMRR 111 134 dB VDD = 5.5V, VCM = -0.2V to 5.8V 4
DC Open-Loop Gain (Large Signal) AOL 95 146 dB VDD = 1.8V, VOUT = 0.3V to 1.6V 4
DC Open-Loop Gain (Large Signal) AOL 110 158 dB VDD = 5.5V, VOUT = 0.3V to 5.3V 4
Supply Voltage VDD 1.8 5.5 V 4
Quiescent Current per Amplifier IQ 40 80 130 µA IO = 0 4
Power-on Reset (POR) Trip Voltage VPOR 0.9 1.6 V 4
Specified Temperature Range TA -40 125 °C 5
Operating Temperature Range TA -40 125 °C Note 1: operation must not cause TJ to exceed +150°C 5
Current at Input Pins -2 2 mA 3
Current at Output and Supply Pins -30 30 mA 3
Storage Temperature -65 150 °C 3
Maximum Junction Temperature 150 °C 3
ESD protection on all pins (HBM) 4 kV HBM, MCP6V67/9 3
ESD protection on all pins (CDM) 1.5 kV CDM, MCP6V67/9 3
ESD protection on all pins (MM) 300 V MM, MCP6V67/9 3
Thermal Resistance, 8L-MSOP JA 211 °C/W 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts gold Body, 14-lead, TSSOP *Y = Nickel palladium gold manufacturing designator. 43

CAD (KiCad official)

  • Symbol: MCP6V67-E
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: mcp6v67-e-etched.step / mcp6v67-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mcp6v67-e.step / mcp6v67-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (46 pp, sha256 f8ffee619884d83d, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF