component
MC33FS6500NAE
Public Made by Adomby adom
NXP Semicon Power Management Specialized - PMIC, LQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454
{
"slug": "mc33fs6500nae",
"version": "0.1.0",
"type": "component",
"description": "NXP Semicon Power Management Specialized - PMIC, LQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management ics",
"mc33fs6500nae",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"mc33fs6500nae.kicad_sym",
"mc33fs6500nae.kicad_mod",
"mc33fs6500nae.glb",
"mc33fs6500nae.step",
"mc33fs6500nae.lbr",
"docs/hero.png",
"docs/mc33fs6500nae-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"mc33fs6500nae-hero.glb",
"mc33fs6500nae-hero.overlay.json",
"mc33fs6500nae-etched.glb"
],
"component": {
"mpn": "MC33FS6500NAE",
"manufacturer": "NXP Semicon",
"package": "LQFP-48(7x7)",
"pin_count": 48,
"category": "Power Management ICs",
"subcategory": "Power Management Specialized - PMIC",
"datasheet": "https://www.nxp.com/docs/en/data-sheet/MC33FS6500NAE.pdf",
"parts": {
"symbol": "mc33fs6500nae.kicad_sym",
"footprint": "mc33fs6500nae.kicad_mod",
"model_3d": "mc33fs6500nae-hero.glb",
"model_3d_plain": "mc33fs6500nae-etched.glb",
"model_3d_step": "mc33fs6500nae-etched.step",
"model_3d_step_plain": "mc33fs6500nae.step",
"lbr": "mc33fs6500nae.lbr"
},
"distributor_links": {
"lcsc": "C1575052",
"digikey": "568-13809-ND",
"mouser": "841-MC33FS6500NAE"
},
"distributor_check": {
"checked_at": "2026-11-02T19:14:27Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "568-13809-ND",
"status": "found"
},
"mouser": {
"pn": "841-MC33FS6500NAE",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "VSUP1",
"type": "power_in",
"description": "Power supply of the device; an external reverse battery protection diode in series is mandatory, with VSUP1/2/3 rated -1.0 to 40 V DC."
},
{
"number": "2",
"name": "VSUP2",
"type": "power_in",
"description": "Second power supply, protected by the external reverse battery diode used for VSUP1, and must be connected together with VSUP1 externally."
},
{
"number": "3",
"name": "VSENSE",
"type": "input",
"description": "Battery voltage sense input, which must be connected before the reverse battery protection diode through a series resistor (VSENSE DC rating -14 to 40 V)."
},
{
"number": "4",
"name": "VSUP3",
"type": "power_in",
"description": "Third power supply for the device, protected by the external reverse battery diode and connected between the diode and the input PI filter."
},
{
"number": "5",
"name": "n.c.",
"type": "unconnected",
"description": "LIN and FS1B functions are not present in this variant, so this pin must be left open."
},
{
"number": "6",
"name": "GND_COM",
"type": "power_in",
"description": "Dedicated ground for the physical layers."
},
{
"number": "7",
"name": "CAN_5V",
"type": "power_out",
"description": "Output voltage for the embedded CAN FD interface, as printed in Figure 7 for this variant."
},
{
"number": "8",
"name": "n.c.",
"type": "unconnected",
"description": "CANH function is not present in this variant and the pin is left open."
},
{
"number": "9",
"name": "n.c.",
"type": "unconnected",
"description": "CANL function is not present in this variant and the pin is left open."
},
{
"number": "10",
"name": "IO_4",
"type": "bidirectional",
"description": "Digital input (load dump proof) with selectable edge or level wake-up, or output gate driver for a logic level low-side NMOS; requires an external series resistor per the maximum ratings (VIO_0,4 -0.3 to 40 V)."
},
{
"number": "11",
"name": "IO_5/VKAM",
"type": "bidirectional",
"description": "Digital input with wake-up capability, or analog supply output providing keep-alive memory supply in low-power mode (VKAM rated -0.3 to 8 V)."
},
{
"number": "12",
"name": "IO_0",
"type": "input",
"description": "Analog or digital input (load dump proof) with selectable wake-up; the key-off signal on this pin moves the device to LPOFF-deep FS when low."
},
{
"number": "13",
"name": "FCRBM",
"type": "input",
"description": "Feedback core resistor bridge monitoring input for the middle point of a redundant VCORE resistor bridge; if unused it must be connected directly to FB_CORE."
},
{
"number": "14",
"name": "FS0B",
"type": "output",
"description": "First fail-safe output, active low and asserted at start-up and on fault, with an open-drain structure that needs an external pull-up to VDDIO or VSUP3."
},
{
"number": "15",
"name": "DEBUG",
"type": "input",
"description": "Debug mode entry input; the voltage must be within the VDEBUG_IL and VDEBUG_IH range at start-up (DEBUG rated -0.3 to 40 V)."
},
{
"number": "16",
"name": "AGND",
"type": "power_in",
"description": "Analog ground connection."
},
{
"number": "17",
"name": "MUX_OUT",
"type": "output",
"description": "Multiplexed analog output to be connected to an MCU ADC, with the selected parameter set through the SPI."
},
{
"number": "18",
"name": "IO_2",
"type": "input",
"description": "Digital input with selectable wake-up (logic level compatible) that can monitor FCCU error signals from the MCU for safety purposes."
},
{
"number": "19",
"name": "IO_3",
"type": "input",
"description": "Digital input with selectable wake-up (logic level compatible) that can monitor FCCU error signals from the MCU for safety purposes."
},
{
"number": "20",
"name": "n.c.",
"type": "unconnected",
"description": "TXD function is not used in this variant and the pin is left open."
},
{
"number": "21",
"name": "n.c.",
"type": "unconnected",
"description": "RXD function is not used in this variant and the pin is left open."
},
{
"number": "22",
"name": "n.c.",
"type": "unconnected",
"description": "VPU_FS and TXDL/FS1B functions are not present in this variant and the pin is left open."
},
{
"number": "23",
"name": "n.c.",
"type": "unconnected",
"description": "RXDL function is not used in this variant and the pin is left open."
},
{
"number": "24",
"name": "RSTB",
"type": "output",
"description": "Reset output asserted low when the safety block reports a failure to reset the MCU, with an open-drain structure and an external pull-up to VDDIO."
},
{
"number": "25",
"name": "MISO",
"type": "output",
"description": "SPI bus data output in secondary mode, with its output buffer supplied from VDDIO."
},
{
"number": "26",
"name": "MOSI",
"type": "input",
"description": "SPI bus data input in secondary mode."
},
{
"number": "27",
"name": "SCLK",
"type": "input",
"description": "SPI serial clock input."
},
{
"number": "28",
"name": "NCS",
"type": "input",
"description": "SPI chip select input, active low."
},
{
"number": "29",
"name": "INTB",
"type": "output",
"description": "Interrupt output that generates a low pulse on an interrupt condition, with configurable pulse duration and an internal pull-up to VDDIO."
},
{
"number": "30",
"name": "VDDIO",
"type": "power_in",
"description": "Input voltage for the MISO output buffer, allowing voltage compatibility with MCU I/Os (VDDIO rated -0.3 to 8 V)."
},
{
"number": "31",
"name": "SELECT",
"type": "input",
"description": "Hardware selection pin for the VCCA and VAUX output voltages, set by an external resistor to ground or VPRE."
},
{
"number": "32",
"name": "FB_CORE",
"type": "input",
"description": "VCORE voltage feedback input to the error amplifier (FB_CORE rated -0.3 to 2.5 V)."
},
{
"number": "33",
"name": "COMP_CORE",
"type": "output",
"description": "Compensation network output of the VCORE error amplifier; it is used for the FS6500 SMPS."
},
{
"number": "34",
"name": "VCORE_SNS",
"type": "input",
"description": "VCORE input voltage sense (VCORE_SNS rated 0.0 to 8 V)."
},
{
"number": "35",
"name": "SW_CORE",
"type": "output",
"description": "VCORE output switching point for the FS6500 series (SW_CORE rated -1.0 to 8 V)."
},
{
"number": "36",
"name": "BOOT_CORE",
"type": "bidirectional",
"description": "Bootstrap capacitor connection for the VCORE internal NMOS gate drive (BOOT_CORE rated 0.0 to 15 V)."
},
{
"number": "37",
"name": "VPRE",
"type": "input",
"description": "VPRE input voltage sense (VPRE rated -0.3 to 8 V)."
},
{
"number": "38",
"name": "VAUX",
"type": "output",
"description": "VAUX output voltage, with the collector connection of the external PNP ballast transistor."
},
{
"number": "39",
"name": "VAUX_B",
"type": "output",
"description": "VAUX regulator base connection to the external PNP ballast transistor."
},
{
"number": "40",
"name": "VAUX_E",
"type": "output",
"description": "VAUX regulator emitter connection to the external PNP ballast transistor."
},
{
"number": "41",
"name": "VCCA_E",
"type": "output",
"description": "VCCA regulator emitter connection to the external PNP ballast transistor."
},
{
"number": "42",
"name": "VCCA_B",
"type": "output",
"description": "VCCA regulator base connection to the external PNP ballast transistor."
},
{
"number": "43",
"name": "VCCA",
"type": "power_in",
"description": "VCCA output voltage, with the collector connection of the external PNP ballast transistor."
},
{
"number": "44",
"name": "GATE_LS",
"type": "output",
"description": "Low-side MOSFET gate drive for the non-inverting buck-boost configuration; it is detected at start-up by a 300 µA pull-up."
},
{
"number": "45",
"name": "DGND",
"type": "power_in",
"description": "Digital ground connection."
},
{
"number": "46",
"name": "BOOT_PRE",
"type": "bidirectional",
"description": "Bootstrap capacitor connection for the VPRE internal NMOS gate drive (BOOT_PRE rated -1.0 to 50 V)."
},
{
"number": "47",
"name": "SW_PRE2",
"type": "output",
"description": "Second pre-regulator output switching point (SW_PRE rated -1.0 to 40 V)."
},
{
"number": "48",
"name": "SW_PRE1",
"type": "output",
"description": "First pre-regulator output switching point (SW_PRE rated -1.0 to 40 V)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-opus-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: MC33FS6500NAE is not listed in the supplied excerpt of Table 2, which only shows FS4500 rows. The pi; Figure 7 still labels pin 7 as CAN_5V although this variant has no CAN interface. The name is kept a; The 7x7 body size is not stated in the supplied text. The package string comes from Table 2 (48-pin "
],
"pages_sent": 36,
"cost_usd": 0.4522,
"at": "2026-11-02T19:14:02"
},
"datasheet": {
"url": "https://www.nxp.com/docs/en/data-sheet/MC33FS6500NAE.pdf",
"pages": 161,
"sha256": "39f5c318b818b984",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 48,
"described": 48,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "mc33fs6500nae.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.0,
9.0,
1.5
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "9dea352d93177c2904afd7d7b68ea8855ce1ab691f69f8b3e13655600514b6bf",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "mc33fs6500nae-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9.0,
9.0,
1.5
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "69d9d697c166c05f4aa9ae97748d66f846570a34b58bec6ff8037405bccb344e",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "LQFP-48 exposed pad (AE, 98ASA00173D, SOT1571-1)",
"source_page": 141,
"e": {
"nom_mm": 0.5,
"range_mm": [
null,
null
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "mc33fs6500nae.step",
"verdict": "SKIP",
"reasons": [
"the datasheet dimensions give no height or body size to compare"
],
"by": "factory/package_fit.py"
}
}
}
}