MB85RS128BPNF-G-JNERE1

@@ -0,0 +1,49 @@+# MB85RS128BPNF-G-JNERE1++**FUJITSU** · FRAM · SOP-8++MB85RS128BPNF-G-JNERE1 from FUJITSU, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | CS | input | Chip Select (active low). Device is selected/active when CS='L', deselected (standby) and SO is High-Z when CS='H'. Must be 'L' before inputting an op-code. |+| 2 | SO | output | Serial Data Output. Outputs FRAM memory cell array and status register data synchronously to the falling edge of SCK. High-Z during standby. |+| 3 | WP | input | Write Protect (active low). Controls writing to the status register in conjunction with the WPEN bit; see WRITING PROTECT section. |+| 4 | GND | power_in | Ground reference (0 V). |+| 5 | SI | input | Serial Data Input. Op-code, address, and write data are input on SI, loaded synchronously to the rising edge of SCK. |+| 6 | SCK | input | Serial Clock input for serial data I/O. SI is latched on the rising edge, SO is driven on the falling edge. Supports SPI mode 0 (CPOL=0, CPHA=0) and mode 3 (CPOL=1, CPHA=1). Up to 33 MHz (25 MHz for READ). |+| 7 | HOLD | input | Hold (active low). When HOLD='L', serial I/O is suspended without deselecting the device: SO becomes High-Z and SCK/SI are ignored. CS must remain 'L' during hold. |+| 8 | VDD | power_in | Supply voltage input, 2.7 V to 3.6 V. Operating current ~6 mA typ @ 33 MHz; standby ~9 uA typ. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | FUJITSU |+| Package | SOP-8 |+| Category | Memory |+| Pins | 8 |++## Ordering variants++Same part, different packaging or reel option.++- `MB85RS128BPNF-G-JNERE1`++## CAD (KiCad official)++- Symbol: `MB85RS128BPNF-G-JNERE1`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOP-8 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [FUJITSU datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586197201249325056) (36 pp, sha256 `7424f5d4f31e96a6`, retrieved 2026-08-17, tier: lcsc)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/mb85rs128bpnf-g-jnere1-datasheet.pdf)

@@ -0,0 +1,34 @@+{+  "slug": "mb85rs128bpnf-g-jnere1",+  "version": "0.1.0",+  "type": "component",+  "description": "FUJITSU FRAM, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "memory",+    "mb85rs128bpnf-g-jnere1"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "mb85rs128bpnf-g-jnere1.kicad_sym",+    "mb85rs128bpnf-g-jnere1.kicad_mod",+    "mb85rs128bpnf-g-jnere1.glb",+    "mb85rs128bpnf-g-jnere1.step",+    "mb85rs128bpnf-g-jnere1.lbr",+    "docs/hero.png",+    "docs/mb85rs128bpnf-g-jnere1-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file