component
MB85RS128BPNF-G-JNERE1
Public Made by Adomby adom
FUJITSU FRAM, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMB85RS128BPNF-G-JNERE1
FUJITSU · FRAM · SOP-8
MB85RS128BPNF-G-JNERE1 from FUJITSU, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select (active low). Device is selected/active when CS='L', deselected (standby) and SO is High-Z when CS='H'. Must be 'L' before inputting an op-code. |
| 2 | SO | output | Serial Data Output. Outputs FRAM memory cell array and status register data synchronously to the falling edge of SCK. High-Z during standby. |
| 3 | WP | input | Write Protect (active low). Controls writing to the status register in conjunction with the WPEN bit; see WRITING PROTECT section. |
| 4 | GND | power_in | Ground reference (0 V). |
| 5 | SI | input | Serial Data Input. Op-code, address, and write data are input on SI, loaded synchronously to the rising edge of SCK. |
| 6 | SCK | input | Serial Clock input for serial data I/O. SI is latched on the rising edge, SO is driven on the falling edge. Supports SPI mode 0 (CPOL=0, CPHA=0) and mode 3 (CPOL=1, CPHA=1). Up to 33 MHz (25 MHz for READ). |
| 7 | HOLD | input | Hold (active low). When HOLD='L', serial I/O is suspended without deselecting the device: SO becomes High-Z and SCK/SI are ignored. CS must remain 'L' during hold. |
| 8 | VDD | power_in | Supply voltage input, 2.7 V to 3.6 V. Operating current ~6 mA typ @ 33 MHz; standby ~9 uA typ. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | FUJITSU |
| Package | SOP-8 |
| Category | Memory |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
MB85RS128BPNF-G-JNERE1
CAD (KiCad official)
- Symbol:
MB85RS128BPNF-G-JNERE1 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
mb85rs128bpnf-g-jnere1-etched.step/mb85rs128bpnf-g-jnere1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mb85rs128bpnf-g-jnere1.step/mb85rs128bpnf-g-jnere1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: FUJITSU datasheet (36 pp, sha256
7424f5d4f31e96a6, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).