component
LT1175IS8#PBF
Public Made by Adomby adom
Analog Devices Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| lt1175is8-pbf-etched.glb | 17d ago |
| lt1175is8-pbf-etched.step | 17d ago |
| lt1175is8-pbf-hero.glb | 17d ago |
| lt1175is8-pbf-hero.overlay.json | 17d ago |
| lt1175is8-pbf.glb | 17d ago |
| lt1175is8-pbf.kicad_mod | 17d ago |
| lt1175is8-pbf.kicad_sym | 17d ago |
| lt1175is8-pbf.lbr | 17d ago |
| lt1175is8-pbf.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
LT1175IS8#PBF
Analog Devices · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SO-8
LT1175IS8#PBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Supplies power to the regulator and needs a bypass capacitor if the device is more than six inches from the main filter capacitor, with a 1µF or larger tantalum suggested. Pins 1 and 8 are internally tied to the die attach paddle, so electrical contact can be made to either pin. |
| 2 | ILIM2 | passive | Emitter section of the power transistor used to set current limit; when left open it floats several hundred millivolts above the negative input, and it must connect only to the input voltage, directly or through a resistor, where shorting it to the input raises current limit by at least 200mA. |
| 3 | OUTPUT | power_out | Collector of the NPN power transistor, which can be forced to the input voltage, to ground, or up to 2V positive with respect to ground without damage or latchup. |
| 4 | SENSE | input | Adjustable version: feedback input set by an external divider to generate 3.8V, with about 75nA flowing out of the pin and a maximum forced voltage of 2V and -10V with respect to GND; fixed 5V version: Kelvin sense connection with about 12µA bias current flowing out of the pin. |
| 5 | GND | power_in | Ground reference pin that carries the quiescent current of 45µA at zero load, increasing by about 10µA per mA of output current (about 5mA at 500mA output), with current flowing into the pin. |
| 6 | SHDN | input | Shutdown control that turns the regulator on when forced 2V above or below GND and works with either positive or negative logic; left open it defaults to the on state, and the absolute maximum is 13.5V and -20V with respect to GND and 30V and -5V with respect to VIN per the Absolute Maximum Ratings. |
| 7 | ILIM4 | passive | Emitter section of the power transistor used to set current limit; when left open it floats several hundred millivolts above the negative input, and it must connect only to the input voltage, directly or through a resistor, where shorting it to the input raises current limit by at least 400mA. |
| 8 | VIN | power_in | Supplies power to the regulator and needs a bypass capacitor if the device is more than six inches from the main filter capacitor, with a 1µF or larger tantalum suggested. Pins 1 and 8 are internally tied to the die attach paddle, so electrical contact can be made to either pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SO-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Feedback Sense Voltage (Adjustable Part) | 3.743 | 3.8 | 3.857 | V | Adjustable Part | 4 | |
| Shutdown Thresholds, Either Polarity On SHDN Pin | 0.8 | 2.5 | V | Either Polarity On SHDN Pin (C-, I-Grades) | 4 | ||
| Current Limit | 520 | 800 | 1300 | mA | VIN, VOUT = 1V to 12V; ILIM2, ILIM4 tied to VIN | 5 | |
| Current Limit | 390 | 600 | 975 | mA | VIN, VOUT = 1V to 12V; ILIM2 Open | 5 | |
| Current Limit | 260 | 400 | 650 | mA | VIN, VOUT = 1V to 12V; ILIM4 Open | 5 | |
| Current Limit | 130 | 200 | 325 | mA | VIN, VOUT = 1V to 12V; ILIM2, ILIM4 Open | 5 | |
| ADJ SENSE Pin Voltage (with Respect to OUTPUT Pin) | -0.5 | 20 | V | Adjustable part, with respect to OUTPUT pin | 2 | ||
| Operating Junction Temperature Range (LT1175I) | TJ | -40 | 125 | °C | Note 2 | 2 | |
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Output Voltage Initial Accuracy | 0.5 | 1.5 | % | Adjustable, Measured at 3.8V Sense | 4 | ||
| Output Voltage Accuracy (All Conditions) | 1.5 | 2.5 | % | VIN, VOUT = 1V to VIN = 20V, IOUT = 0A to 500mA; P = 0 to PMAX, TJ = TMIN to TMAX (Note 4) | 4 | ||
| Quiescent Input Supply Current | 45 | 65 | μA | VIN, VOUT ≤ 12V | 4 | ||
| GND Pin Current Increase with Load | 10 | 20 | μA/mA | Note 5 | 4 | ||
| Input Supply Current in Shutdown | 10 | 20 | μA | VSHDN = 0V | 4 | ||
| SHDN Pin Current | 4 | 8 | μA | VSHDN = 0V to 10V (Flows Into Pin) | 4 | ||
| SHDN Pin Current | 1 | 4 | μA | VSHDN = -15V to 0V (Flows Into Pin) | 4 | ||
| Output Bleed Current in Shutdown | 0.1 | 1 | μA | VOUT = 0V, VIN = 15V | 4 | ||
| SENSE Pin Input Current (Adjustable Part Only) | 75 | 150 | nA | Adjustable Part Only, Current Flows Out of Pin | 4 | ||
| Dropout Voltage | 0.1 | 0.2 | V | IOUT = 25mA | 4 | ||
| Dropout Voltage | 0.18 | 0.26 | V | IOUT = 100mA | 4 | ||
| Dropout Voltage | 0.5 | 0.7 | V | IOUT = 500mA | 4 | ||
| Dropout Voltage | 0.33 | 0.5 | V | ILIM2 Open, IOUT = 300mA | 4 | ||
| Dropout Voltage | 0.3 | 0.45 | V | ILIM4 Open, IOUT = 200mA | 4 | ||
| Dropout Voltage | 0.26 | 0.45 | V | ILIM2, ILIM4 Open, IOUT = 100mA | 4 | ||
| Line Regulation | 0.003 | 0.015 | %/V | VIN, VOUT = 1V to VIN = 20V | 5 | ||
| Load Regulation | 0.1 | 0.35 | % | IOUT = 0mA to 500mA (Note 6, 11) | 5 | ||
| Thermal Regulation (8-Pin Packages) | 0.1 | 0.2 | %/W | P = 0 to PMAX (Notes 4, 9) | 5 | ||
| Output Voltage Temperature Drift | 0.25 | 1.25 | % | TJ = 25°C to TJMIN, or 25°C to TJMAX | 5 | ||
| Input Voltage (Continuous) | 20 | V | 2 | ||||
| Input-to-Output Differential Voltage | 20 | V | Note 13 | 2 | |||
| Output Reverse Voltage | 2 | V | 2 | ||||
| Thermal Resistance, Junction to Ambient (8-Lead SO) | θJA | 60 | 100 | °C/W | Depends on PC board layout | 2 |
CAD (KiCad official)
- Symbol:
LT1175IS8#PBF - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
lt1175is8-pbf-etched.step/lt1175is8-pbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lt1175is8-pbf.step/lt1175is8-pbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (20 pp, sha256
282a09ccf76133bb, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).