component
LP2988AIMM-3.3
Public Made by Adomby adom
Texas Instruments Linear Voltage Regulators (LDO), VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
LP2988AIMM-3.3
Texas Instruments · Linear Voltage Regulators (LDO) · VSSOP-8
LP2988AIMM-3.3 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BYPASS | passive | Connects a low-leakage capacitor (e.g. 0.01 µF NPO/COG) to the bandgap reference to reduce output noise on the LP2988. |
| 2 | DELAY | passive | Connect a capacitor (max recommended 1 µF) to set the power-ON reset delay, charged by a 2.2 µA typical current source, with TDELAY = CDLY × 5.59×10^5. |
| 3 | GROUND | power_in | Ground pin of the regulator. |
| 4 | INPUT | power_in | Unregulated supply input, 2.1V to 16V operating, requiring a ≥2.2 µF capacitor within 0.5 inch to ground. |
| 5 | ERROR | output | Open-collector error flag/power-on reset output needing a pull-up resistor, which goes low when the output drops about 5% below nominal (output leakage 0.01 µA typ when high, VOH up to 16V). |
| 6 | SHUTDOWN | input | Active-high enable that turns the output off when driven below VL and on when above VH (−0.3V to +16V), needing a slew rate of at least 40 mV/µs; tie to INPUT if unused. |
| 7 | OUTPUT | power_out | Regulated 3.3V output delivering 200 mA continuous, requiring a minimum 4.7 µF output capacitor with ESR in the stable range. |
| 8 | SENSE | input | Output voltage sense input, with an absolute maximum rating of −0.3V to +6V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
LP2988AIMM-3.3 - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
lp2988aimm-3-3-etched.step/lp2988aimm-3-3-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lp2988aimm-3-3.step/lp2988aimm-3-3.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (38 pp, sha256
79f49a22be2bfe07, retrieved 2026-10-07, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# LP2988AIMM-3.3
**Texas Instruments** · Linear Voltage Regulators (LDO) · VSSOP-8
LP2988AIMM-3.3 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BYPASS | passive | Connects a low-leakage capacitor (e.g. 0.01 µF NPO/COG) to the bandgap reference to reduce output noise on the LP2988. |
| 2 | DELAY | passive | Connect a capacitor (max recommended 1 µF) to set the power-ON reset delay, charged by a 2.2 µA typical current source, with TDELAY = CDLY × 5.59×10^5. |
| 3 | GROUND | power_in | Ground pin of the regulator. |
| 4 | INPUT | power_in | Unregulated supply input, 2.1V to 16V operating, requiring a ≥2.2 µF capacitor within 0.5 inch to ground. |
| 5 | ERROR | output | Open-collector error flag/power-on reset output needing a pull-up resistor, which goes low when the output drops about 5% below nominal (output leakage 0.01 µA typ when high, VOH up to 16V). |
| 6 | SHUTDOWN | input | Active-high enable that turns the output off when driven below VL and on when above VH (−0.3V to +16V), needing a slew rate of at least 40 mV/µs; tie to INPUT if unused. |
| 7 | OUTPUT | power_out | Regulated 3.3V output delivering 200 mA continuous, requiring a minimum 4.7 µF output capacitor with ESR in the stable range. |
| 8 | SENSE | input | Output voltage sense input, with an absolute maximum rating of −0.3V to +6V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `LP2988AIMM-3.3`
- Footprint: `Package_SO:VSSOP-8_2.3x2mm_P0.5mm`
- 3D model: VSSOP-8 (KiCad packages3D, STEP)
- 3D model files: `lp2988aimm-3-3-etched.step` / `lp2988aimm-3-3-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lp2988aimm-3-3.step` / `lp2988aimm-3-3.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/lp2988) (38 pp, sha256 `79f49a22be2bfe07`, retrieved 2026-10-07, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/lp2988aimm-3-3-datasheet.pdf)