component
LP2988AIMM-3.3
Public Made by Adomby adom
Texas Instruments Linear Voltage Regulators (LDO), VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+44@@ -0,0 +1,44 @@+# LP2988AIMM-3.3++**Texas Instruments** · Linear Voltage Regulators (LDO) · VSSOP-8++LP2988AIMM-3.3 from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | BYPASS | passive | Connects a low-leakage capacitor (e.g. 0.01 µF NPO/COG) to the bandgap reference to reduce output noise on the LP2988. |+| 2 | DELAY | passive | Connect a capacitor (max recommended 1 µF) to set the power-ON reset delay, charged by a 2.2 µA typical current source, with TDELAY = CDLY × 5.59×10^5. |+| 3 | GROUND | power_in | Ground pin of the regulator. |+| 4 | INPUT | power_in | Unregulated supply input, 2.1V to 16V operating, requiring a ≥2.2 µF capacitor within 0.5 inch to ground. |+| 5 | ERROR | output | Open-collector error flag/power-on reset output needing a pull-up resistor, which goes low when the output drops about 5% below nominal (output leakage 0.01 µA typ when high, VOH up to 16V). |+| 6 | SHUTDOWN | input | Active-high enable that turns the output off when driven below VL and on when above VH (−0.3V to +16V), needing a slew rate of at least 40 mV/µs; tie to INPUT if unused. |+| 7 | OUTPUT | power_out | Regulated 3.3V output delivering 200 mA continuous, requiring a minimum 4.7 µF output capacitor with ESR in the stable range. |+| 8 | SENSE | input | Output voltage sense input, with an absolute maximum rating of −0.3V to +6V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VSSOP-8 |+| Category | Power Supply Chip |+| Pins | 8 |++## CAD (KiCad official)++- Symbol: `LP2988AIMM-3.3`+- Footprint: `Package_SO:VSSOP-8_2.3x2mm_P0.5mm`+- 3D model: VSSOP-8 (KiCad packages3D, STEP)+- 3D model files: `lp2988aimm-3-3-etched.step` / `lp2988aimm-3-3-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lp2988aimm-3-3.step` / `lp2988aimm-3-3.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/lp2988) (38 pp, sha256 `79f49a22be2bfe07`, retrieved 2026-10-07, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/lp2988aimm-3-3-datasheet.pdf)
page.jsonadded+199@@ -0,0 +1,199 @@+{+ "slug": "lp2988aimm-3-3",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Linear Voltage Regulators (LDO), VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power supply chip",+ "lp2988aimm-3.3",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "lp2988aimm-3-3.kicad_sym",+ "lp2988aimm-3-3.kicad_mod",+ "lp2988aimm-3-3.glb",+ "lp2988aimm-3-3.step",+ "lp2988aimm-3-3.lbr",+ "docs/hero.png",+ "docs/lp2988aimm-3-3-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "lp2988aimm-3-3-hero.glb",+ "lp2988aimm-3-3-hero.overlay.json"+ ],+ "component": {+ "mpn": "LP2988AIMM-3.3",+ "manufacturer": "Texas Instruments",+ "package": "VSSOP-8",+ "pin_count": 8,+ "category": "Power Supply Chip",+ "subcategory": "Linear Voltage Regulators (LDO)",+ "datasheet": "https://www.ti.com/cn/lit/gpn/lp2988",+ "parts": {+ "symbol": "lp2988aimm-3-3.kicad_sym",+ "footprint": "lp2988aimm-3-3.kicad_mod",+ "model_3d": "lp2988aimm-3-3-hero.glb",+ "model_3d_plain": "lp2988aimm-3-3.glb",+ "model_3d_step": "lp2988aimm-3-3-etched.step",+ "model_3d_step_plain": "lp2988aimm-3-3.step",+ "lbr": "lp2988aimm-3-3.lbr"+ },+ "distributor_links": {+ "lcsc": "C2865252",+ "mouser": "926-LP2988AIMM-33"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T22:41:38Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": null,+ "status": "no match"+ },+ "mouser": {+ "pn": "926-LP2988AIMM-33",+ "status": "found",+ "lifecycle": "Obsolete"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "BYPASS",+ "type": "passive",+ "description": "Connects a low-leakage capacitor (e.g. 0.01 µF NPO/COG) to the bandgap reference to reduce output noise on the LP2988."+ },+ {+ "number": "2",+ "name": "DELAY",+ "type": "passive",+ "description": "Connect a capacitor (max recommended 1 µF) to set the power-ON reset delay, charged by a 2.2 µA typical current source, with TDELAY = CDLY × 5.59×10^5."+ },+ {+ "number": "3",+ "name": "GROUND",+ "type": "power_in",+ "description": "Ground pin of the regulator."+ },+ {+ "number": "4",+ "name": "INPUT",+ "type": "power_in",+ "description": "Unregulated supply input, 2.1V to 16V operating, requiring a ≥2.2 µF capacitor within 0.5 inch to ground."+ },+ {+ "number": "5",+ "name": "ERROR",+ "type": "output",+ "description": "Open-collector error flag/power-on reset output needing a pull-up resistor, which goes low when the output drops about 5% below nominal (output leakage 0.01 µA typ when high, VOH up to 16V)."+ },+ {+ "number": "6",+ "name": "SHUTDOWN",+ "type": "input",+ "description": "Active-high enable that turns the output off when driven below VL and on when above VH (−0.3V to +16V), needing a slew rate of at least 40 mV/µs; tie to INPUT if unused."+ },+ {+ "number": "7",+ "name": "OUTPUT",+ "type": "power_out",+ "description": "Regulated 3.3V output delivering 200 mA continuous, requiring a minimum 4.7 µF output capacitor with ESR in the stable range."+ },+ {+ "number": "8",+ "name": "SENSE",+ "type": "input",+ "description": "Output voltage sense input, with an absolute maximum rating of −0.3V to +6V."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The connection diagram text for the SOIC-8/VSSOP-8 package (Figures 3, page 2) is garbled in extract; The datasheet covers LP2987 and LP2988. The LP2988 figure with BYPASS was used. The pin 1 BYPASS fun; Pin-level descriptions are built from the datasheet's absolute maximum ratings, electrical character"+ ],+ "pages_sent": 38,+ "cost_usd": 0.207,+ "at": "2026-10-07T22:41:21"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/lp2988",+ "pages": 38,+ "sha256": "79f49a22be2bfe07",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "lp2988aimm-3-3.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 3.1,+ 2,+ 0.85+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "353552981eef35cb93635057d4aeb89aef22648c77af6fd095e328bfe6b834bd",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "lp2988aimm-3-3-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 3.1,+ 2,+ 0.85+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "8f54279c60d9fb9cd04b254640463e7e0a86cce3d2c9dddc9a243995c7a83b8e",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}