component
LMR38020SDDAR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOP-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLMR38020SDDAR
Texas Instruments · DC-DC Converters · SOP-8-EP
LMR38020SDDAR from Texas Instruments, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Power and analog ground terminal; all electrical parameters measured with respect to this pin. |
| 2 | EN | input | Enable input to regulator; high = ON, low = OFF; can be connected directly to VIN; do not float. |
| 3 | VIN | power_in | Input supply to the regulator; requires high-quality bypass capacitor with short and wide traces to GND. |
| 4 | RT/SYNC | input | Resistor timing or external clock input; internal amplifier sets switching frequency from external resistor to ground; above PLL threshold becomes synchronization input for external clock. |
| 5 | FB | input | Feedback input to the regulator; connect to feedback voltage divider; do not float; do not ground. |
| 6 | PG | tri_state | Open-drain power-good flag output; high = power OK, low = power bad; pulls low when EN = low. |
| 7 | BOOT | power_in | Bootstrap supply voltage for the internal high-side driver; requires 100-nF capacitor to SW pin. |
| 8 | SW | output | Regulator switch node; connect to a power inductor. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOP-8-EP |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
LMR38020SDDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOP-8-EP (KiCad packages3D, STEP)
- 3D model files:
lmr38020sddar-etched.step/lmr38020sddar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lmr38020sddar.step/lmr38020sddar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
c0ab9b6fcda93544, retrieved 2026-10-03, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).