component
LMR36510FADDAR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, ESOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLMR36510FADDAR
Texas Instruments · DC-DC Converters · ESOP-8
LMR36510FADDAR from Texas Instruments, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PGND | power_in | Power and analog ground terminal serving as ground reference for all electrical parameters and internal reference and logic circuits. |
| 2 | VIN | power_in | Input power supply with operating range 4.2V to 65V; requires quality bypass capacitors connected directly to this pin and PGND. |
| 3 | EN | input | Enable input with precision thresholds for device control: high level (≥ VEN-H = 1.157V) enables operation, low level (≤ VEN-L) disables; can connect directly to VIN but must not float. |
| 4 | PG | output | Open-drain power good flag output: high indicates normal output (FB ≥ 95%), low indicates fault or EN disabled; requires external pull-up; can be left open if unused. |
| 5 | FB | input | Feedback input regulated to 1V ± 1.5% nominal by internal error amplifier; connect to resistive divider tap of output voltage; must not be left floating. |
| 6 | VCC | power_out | Internal 5V LDO output (4.75V to 5.25V nominal) supplying control circuit power; do not connect external load; requires 1µF bypass capacitor to PGND. |
| 7 | BOOT | power_out | Bootstrap supply voltage for internal high-side gate driver; requires 100nF quality ceramic capacitor connected between this pin and SW node. |
| 8 | SW | output | Regulator switch node output connecting to power inductor; switches at 400kHz with voltage range 0V to VIN with maximum transient overshoot to 70.3V. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | ESOP-8 |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
LMR36510FADDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm - 3D model: ESOP-8 (KiCad packages3D, STEP)
- 3D model files:
lmr36510faddar-etched.step/lmr36510faddar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lmr36510faddar.step/lmr36510faddar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (40 pp, sha256
365960058d0081b5, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).