Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LMR33610BDDAR

Texas Instruments · DC-DC Converters · SO-8

LMR33610BDDAR from Texas Instruments, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGND power_in Power ground pin that connects to system ground and AGND with bypass capacitor using short wide traces.
2 VIN power_in Input supply to regulator rated 3.8 V to 36 V with high-quality bypass capacitor connected directly to this pin and PGND.
3 EN input Enable input to regulator where high = ON and low = OFF, can be connected directly to VIN, and must not float.
4 PG output Open-drain power-good flag output where high = power OK and low = power bad, pulls low when EN = low, and requires current limiting resistor to suitable voltage supply.
5 FB input Feedback input to regulator nominally 1 V for regulation, connected to tap point of feedback voltage divider, must not float or be grounded.
6 VCC power_out Internal 5-V LDO output (4.75 V to 5.25 V) supplying internal control circuits, requires 1-µF capacitor connected from this pin to GND, and must not be loaded with external circuits.
7 BOOT power_in Bootstrap supply voltage for internal high-side driver with 2.2 V undervoltage lockout threshold, requires 100-nF capacitor connected from this pin to SW.
8 SW output Regulator switch node driven between GND and VIN that connects to the power inductor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SO-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: LMR33610BDDAR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: lmr33610bddar-etched.step / lmr33610bddar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmr33610bddar.step / lmr33610bddar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 2dcad538089d5df2, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF