component

LMK04808BISQX

Public Made by Adom

by adom

Texas Instruments Clock Generators, PLLs, Frequency Synthesizers, WQFN-64-EP(9x9). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentclock-timinglmk04808bisqxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
lmk04808bisqx / README.md
History Download
Ray Initial commit: component/lmk04808bisqx 73b7781 3h ago

LMK04808BISQX

Texas Instruments · Clock Generators, PLLs, Frequency Synthesizers · WQFN-64-EP(9x9)

LMK04808BISQX from Texas Instruments, in a WQFN-64-EP(9x9). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLKout0 output Programmable clock output 0 (clock group 0).
2 CLKout0* output Programmable clock output 0 complement (clock group 0).
3 CLKout1* output Programmable clock output 1 complement (clock group 0).
4 CLKout1 output Programmable clock output 1 (clock group 0).
5 NC unconnected No connection; must be left floating.
6 SYNC bidirectional Programmable clock output synchronization input or programmable status pin.
7 NC unconnected No connection; must be left floating.
8 NC unconnected No connection; must be left floating.
9 NC unconnected No connection; must be left floating.
10 Vcc1 power_in Power supply for VCO LDO regulator.
11 LDObyp1 passive LDO bypass pin; bypass to ground with 10 µF capacitor.
12 LDObyp2 passive LDO bypass pin; bypass to ground with 0.1 µF capacitor.
13 CLKout2 output Programmable clock output 2 (clock group 1).
14 CLKout2* output Programmable clock output 2 complement (clock group 1).
15 CLKout3* output Programmable clock output 3 complement (clock group 1).
16 CLKout3 output Programmable clock output 3 (clock group 1).
17 Vcc2 power_in Power supply for clock group 1 outputs (CLKout2 and CLKout3).
18 Vcc3 power_in Power supply for clock group 2 outputs (CLKout4 and CLKout5).
19 CLKout4 output Programmable clock output 4 (clock group 2).
20 CLKout4* output Programmable clock output 4 complement (clock group 2).
21 CLKout5* output Programmable clock output 5 complement (clock group 2).
22 CLKout5 output Programmable clock output 5 (clock group 2).
23 GND power_in Ground connection.
24 Vcc4 power_in Power supply for digital circuitry.
25 FBCLKin/Fin/CLKin1 input Reference clock input port 1 for PLL1 (AC or DC coupled); functions as feedback input in 0-delay mode or external VCO input.
26 FBCLKin*/Fin*/CLKin1* input Reference clock input port 1 complement for PLL1 (AC or DC coupled).
27 Status_Holdover bidirectional Programmable status pin; default readback output, programmable as holdover mode indicator.
28 CLKin0 input Reference clock input port 0 for PLL1 (AC or DC coupled).
29 CLKin0* input Reference clock input port 0 complement for PLL1 (AC or DC coupled).
30 Vcc5 power_in Power supply for clock inputs and OSCout1 output.
31 OSCout1 output LVPECL buffered output 1 from oscillator input port.
32 OSCout1* output LVPECL buffered output 1 complement from oscillator input port.
33 Status_LD bidirectional Programmable status pin; default lock detect for PLL1 and PLL2.
34 CPout1 output Charge pump 1 output for PLL1 loop filter.
35 Vcc6 power_in Power supply for PLL1 and charge pump 1.
36 OSCin input Oscillator input for feedback to PLL1 and reference to PLL2 (AC coupled).
37 OSCin* input Oscillator input complement for feedback to PLL1 and reference to PLL2 (AC coupled).
38 Vcc7 power_in Power supply for oscillator input, OSCout0 output, and PLL2 circuitry.
39 OSCout0 output Programmable buffered output 0 from oscillator input port.
40 OSCout0* output Programmable buffered output 0 complement from oscillator input port.
41 Vcc8 power_in Power supply for PLL2 and charge pump 2.
42 CPout2 output Charge pump 2 output for PLL2 loop filter.
43 Vcc9 power_in Power supply for PLL2.
44 LEuWire input MICROWIRE interface latch enable input (CMOS logic level).
45 CLKuWire input MICROWIRE interface clock input (CMOS logic level).
46 DATAuWire input MICROWIRE interface data input (CMOS logic level).
47 Vcc10 power_in Power supply for clock group 3 outputs (CLKout6 and CLKout7).
48 CLKout6 output Programmable clock output 6 (clock group 3).
49 CLKout6* output Programmable clock output 6 complement (clock group 3).
50 CLKout7* output Programmable clock output 7 complement (clock group 3).
51 CLKout7 output Programmable clock output 7 (clock group 3).
52 Vcc11 power_in Power supply for clock group 4 outputs (CLKout8 and CLKout9).
53 CLKout8 output Programmable clock output 8 (clock group 4).
54 CLKout8* output Programmable clock output 8 complement (clock group 4).
55 CLKout9* output Programmable clock output 9 complement (clock group 4).
56 CLKout9 output Programmable clock output 9 (clock group 4).
57 Vcc12 power_in Power supply for clock group 5 outputs (CLKout10 and CLKout11).
58 CLKout10 output Programmable clock output 10 (clock group 5).
59 CLKout10* output Programmable clock output 10 complement (clock group 5).
60 CLKout11* output Programmable clock output 11 complement (clock group 5).
61 CLKout11 output Programmable clock output 11 (clock group 5).
62 Status_CLKin0 bidirectional Programmable status pin; default input for PLL1 reference clock selection, indicates CLKin0 loss-of-signal.
63 Status_CLKin1 bidirectional Programmable status pin; default input for PLL1 reference clock selection, indicates CLKin1 loss-of-signal.
64 Vcc13 power_in Power supply for clock group 0 outputs (CLKout0 and CLKout1).
65 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-64-EP(9x9)
Category Clock/Timing
Pins 65

CAD (KiCad official)

  • Symbol: LMK04808BISQX
  • Footprint: Package_DFN_QFN:QFN-64-1EP_9x9mm_P0.5mm_EP6x6mm
  • 3D model: WQFN-64-EP(9x9) (KiCad packages3D, STEP)
  • 3D model files: lmk04808bisqx-etched.step / lmk04808bisqx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmk04808bisqx.step / lmk04808bisqx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (140 pp, sha256 6746c180de60df80, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF