component
LMK00338RTAT
Public Made by Adomby adom
Texas Instruments Clock Buffers, Drivers, WQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
LMK00338RTAT
Texas Instruments · Clock Buffers, Drivers · WQFN-40-EP(6x6)
LMK00338RTAT from Texas Instruments, in a WQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CLKoutA0 | output | Differential clock output A0 |
| 2 | CLKoutA0* | output | Differential clock output A0 |
| 3 | VCCOA | power_in | Power supply for Bank A Output buffers operating from 3.3 V or 2.5 V |
| 4 | CLKoutA1 | output | Differential clock output A1 |
| 5 | CLKoutA1* | output | Differential clock output A1 |
| 6 | VCCOA | power_in | Power supply for Bank A Output buffers operating from 3.3 V or 2.5 V |
| 7 | CLKoutA2 | output | Differential clock output A2 |
| 8 | CLKoutA2* | output | Differential clock output A2 |
| 9 | CLKoutA3 | output | Differential clock output A3 |
| 10 | CLKoutA3* | output | Differential clock output A3 |
| 11 | CLKoutA_EN | input | Bank A low active output buffer enable |
| 12 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 13 | OSCin | input | Input for crystal accepting 10 MHz to 40 MHz crystal or single-ended clock |
| 14 | OSCout | output | Output for crystal, leave floating if OSCin is driven by single-ended clock |
| 15 | CLKin_SEL0 | input | Clock input selection pin |
| 16 | CLKin0 | input | Universal clock input 0 (differential or single-ended) up to 400 MHz |
| 17 | CLKin0* | input | Universal clock input 0 (differential or single-ended) up to 400 MHz |
| 18 | CLKin_SEL1 | input | Clock input selection pin |
| 19 | CLKoutB_EN | input | Bank B low active output buffer enable |
| 20 | GND | power_in | Ground |
| 21 | CLKoutB3* | output | Differential clock output B3 |
| 22 | CLKoutB3 | output | Differential clock output B3 |
| 23 | CLKoutB2* | output | Differential clock output B2 |
| 24 | CLKoutB2 | output | Differential clock output B2 |
| 25 | VCCOB | power_in | Power supply for Bank B Output buffers operating from 3.3 V or 2.5 V |
| 26 | CLKoutB1* | output | Differential clock output B1 |
| 27 | CLKoutB1 | output | Differential clock output B1 |
| 28 | VCCOB | power_in | Power supply for Bank B Output buffers operating from 3.3 V or 2.5 V |
| 29 | CLKoutB0* | output | Differential clock output B0 |
| 30 | CLKoutB0 | output | Differential clock output B0 |
| 31 | GND | power_in | Ground |
| 32 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 33 | CLKin1* | input | Universal clock input 1 (differential or single-ended) up to 400 MHz |
| 34 | CLKin1 | input | Universal clock input 1 (differential or single-ended) up to 400 MHz |
| 35 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 36 | REFout | output | LVCMOS reference output |
| 37 | VCCOC | power_in | Power supply for REFout Output buffer operating from 3.3 V or 2.5 V |
| 38 | REFout_EN | input | REFout enable input with internal synchronization to selected clock input |
| 39 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 40 | GND | power_in | Ground |
| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WQFN-40-EP(6x6) |
| Category | RTC/Clock Chip |
| Pins | 41 |
CAD (KiCad official)
- Symbol:
LMK00338RTAT - Footprint:
Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm - 3D model: WQFN-40-EP(6x6) (KiCad packages3D, STEP)
- 3D model files:
lmk00338rtat-etched.step/lmk00338rtat-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lmk00338rtat.step/lmk00338rtat.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (34 pp, sha256
89b6e86d2a67b80d, retrieved 2026-10-05, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# LMK00338RTAT
**Texas Instruments** · Clock Buffers, Drivers · WQFN-40-EP(6x6)
LMK00338RTAT from Texas Instruments, in a WQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CLKoutA0 | output | Differential clock output A0 |
| 2 | CLKoutA0* | output | Differential clock output A0 |
| 3 | VCCOA | power_in | Power supply for Bank A Output buffers operating from 3.3 V or 2.5 V |
| 4 | CLKoutA1 | output | Differential clock output A1 |
| 5 | CLKoutA1* | output | Differential clock output A1 |
| 6 | VCCOA | power_in | Power supply for Bank A Output buffers operating from 3.3 V or 2.5 V |
| 7 | CLKoutA2 | output | Differential clock output A2 |
| 8 | CLKoutA2* | output | Differential clock output A2 |
| 9 | CLKoutA3 | output | Differential clock output A3 |
| 10 | CLKoutA3* | output | Differential clock output A3 |
| 11 | CLKoutA_EN | input | Bank A low active output buffer enable |
| 12 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 13 | OSCin | input | Input for crystal accepting 10 MHz to 40 MHz crystal or single-ended clock |
| 14 | OSCout | output | Output for crystal, leave floating if OSCin is driven by single-ended clock |
| 15 | CLKin_SEL0 | input | Clock input selection pin |
| 16 | CLKin0 | input | Universal clock input 0 (differential or single-ended) up to 400 MHz |
| 17 | CLKin0* | input | Universal clock input 0 (differential or single-ended) up to 400 MHz |
| 18 | CLKin_SEL1 | input | Clock input selection pin |
| 19 | CLKoutB_EN | input | Bank B low active output buffer enable |
| 20 | GND | power_in | Ground |
| 21 | CLKoutB3* | output | Differential clock output B3 |
| 22 | CLKoutB3 | output | Differential clock output B3 |
| 23 | CLKoutB2* | output | Differential clock output B2 |
| 24 | CLKoutB2 | output | Differential clock output B2 |
| 25 | VCCOB | power_in | Power supply for Bank B Output buffers operating from 3.3 V or 2.5 V |
| 26 | CLKoutB1* | output | Differential clock output B1 |
| 27 | CLKoutB1 | output | Differential clock output B1 |
| 28 | VCCOB | power_in | Power supply for Bank B Output buffers operating from 3.3 V or 2.5 V |
| 29 | CLKoutB0* | output | Differential clock output B0 |
| 30 | CLKoutB0 | output | Differential clock output B0 |
| 31 | GND | power_in | Ground |
| 32 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 33 | CLKin1* | input | Universal clock input 1 (differential or single-ended) up to 400 MHz |
| 34 | CLKin1 | input | Universal clock input 1 (differential or single-ended) up to 400 MHz |
| 35 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 36 | REFout | output | LVCMOS reference output |
| 37 | VCCOC | power_in | Power supply for REFout Output buffer operating from 3.3 V or 2.5 V |
| 38 | REFout_EN | input | REFout enable input with internal synchronization to selected clock input |
| 39 | VCC | power_in | Power supply for Core and Input buffer blocks operating at 3.3 V |
| 40 | GND | power_in | Ground |
| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WQFN-40-EP(6x6) |
| Category | RTC/Clock Chip |
| Pins | 41 |
## CAD (KiCad official)
- Symbol: `LMK00338RTAT`
- Footprint: `Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm`
- 3D model: WQFN-40-EP(6x6) (KiCad packages3D, STEP)
- 3D model files: `lmk00338rtat-etched.step` / `lmk00338rtat-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `lmk00338rtat.step` / `lmk00338rtat.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/lmk00338) (34 pp, sha256 `89b6e86d2a67b80d`, retrieved 2026-10-05, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/lmk00338rtat-datasheet.pdf)