component
LM5175QPWPRQ1
Public Made by Adomby adom
Texas Instruments DC-DC Converters, HTSSOP-28. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
{
"schema_version": 1,
"type": "component",
"slug": "lm5175qpwprq1",
"title": "LM5175QPWPRQ1",
"brief": "Texas Instruments DC-DC Converters, HTSSOP-28. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"power management (pmic)",
"lm5175qpwprq1",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "LM5175QPWPRQ1",
"manufacturer": "Texas Instruments",
"package": "HTSSOP-28",
"pin_count": 29,
"category": "Power Management (PMIC)",
"subcategory": "DC-DC Converters",
"datasheet": "https://www.ti.com/cn/lit/gpn/lm5175-q1",
"parts": {
"symbol": "lm5175qpwprq1.kicad_sym",
"footprint": "lm5175qpwprq1.kicad_mod",
"model_3d": "lm5175qpwprq1-etched.glb",
"model_3d_plain": "lm5175qpwprq1.glb",
"model_3d_step": "lm5175qpwprq1-etched.step",
"model_3d_step_plain": "lm5175qpwprq1.step",
"lbr": "lm5175qpwprq1.lbr"
},
"distributor_links": {
"lcsc": "C187912",
"digikey": "296-44175-2-ND",
"mouser": "595-LM5175QPWPRQ1"
},
"distributor_check": {
"checked_at": "2026-09-27T08:39:06Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-44175-2-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "595-LM5175QPWPRQ1",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "EN/UVLO",
"type": "input",
"description": "Enable pin with programmable UVLO threshold; shutdown <0.4V, standby 0.7-1.23V, operating >1.23V (requires VCC >3.3V)."
},
{
"number": "2",
"name": "VIN",
"type": "power_in",
"description": "Input supply pin; connect to supply voltage 3.5-42V nominal, 60V absolute maximum."
},
{
"number": "3",
"name": "VISNS",
"type": "input",
"description": "Input voltage sense input; connect to input capacitor for VIN monitoring."
},
{
"number": "4",
"name": "MODE",
"type": "input",
"description": "Mode selection input; sets CCM/DCM operation and enables/disables hiccup via RMODE resistor to GND (0Ω/49.9kΩ/93.1kΩ) or VCC."
},
{
"number": "5",
"name": "DITH",
"type": "input",
"description": "Frequency dithering control pin; capacitor to AGND modulates frequency ±5% at 10µA charge/discharge, ground to disable."
},
{
"number": "6",
"name": "RT/SYNC",
"type": "input",
"description": "Frequency programming input; external resistor to AGND sets switching frequency 100-600kHz, or external sync pulse 75-500ns at >2.1V threshold."
},
{
"number": "7",
"name": "SLOPE",
"type": "input",
"description": "Slope compensation node; external capacitor to AGND provides adaptive ramp for stable current-mode control in buck and boost."
},
{
"number": "8",
"name": "SS",
"type": "input",
"description": "Soft-start capacitor connection pin; capacitor to AGND programs startup time with 5µA pull-up current, clamped to 1.27V."
},
{
"number": "9",
"name": "COMP",
"type": "output",
"description": "Error amplifier output for external compensation network; 0.3-3V output range, 1.27MΩ output impedance."
},
{
"number": "10",
"name": "AGND",
"type": "power_in",
"description": "Analog ground reference for all analog signal paths and feedback circuits."
},
{
"number": "11",
"name": "FB",
"type": "input",
"description": "Feedback input for output voltage regulation; referenced to 0.8V internal VREF, with ±10% PGOOD window."
},
{
"number": "12",
"name": "VOSNS",
"type": "input",
"description": "Output voltage sense input; connect to output capacitor for VOUT monitoring."
},
{
"number": "13",
"name": "ISNS(–)",
"type": "input",
"description": "Current sense amplifier negative input; forms 50mV regulation threshold with ISNS(+) for average current limiting."
},
{
"number": "14",
"name": "ISNS(+)",
"type": "input",
"description": "Current sense amplifier positive input; forms 50mV regulation threshold with ISNS(-) for average input/output current limiting."
},
{
"number": "15",
"name": "CSG",
"type": "input",
"description": "Ground reference for PWM current sense amplifier; connect directly to low-side of current sense resistor."
},
{
"number": "16",
"name": "CS",
"type": "input",
"description": "Positive input to PWM current sense amplifier; connect to high-side of sense resistor; 76mV (buck) / 160mV (boost) cycle-by-cycle current limits."
},
{
"number": "17",
"name": "PGOOD",
"type": "output",
"description": "Open-drain power good output; pulled low when FB voltage outside ±10% window around 0.8V reference (-9%/+10% hysteresis)."
},
{
"number": "18",
"name": "SW2",
"type": "output",
"description": "Boost-side switching node; high-voltage switching output (−1 to 60V, 65V transient) for power stage and BOOT2 bootstrap circuit."
},
{
"number": "19",
"name": "HDRV2",
"type": "output",
"description": "High-side gate driver output for boost stage; sources 1.8A peak, sinks 2.2A peak with 55ns dead-time from LDRV2."
},
{
"number": "20",
"name": "BOOT2",
"type": "passive",
"description": "Bootstrap capacitor connection point; external capacitor between BOOT2 and SW2 provides 5.62V typical bias to HDRV2 gate driver."
},
{
"number": "21",
"name": "LDRV2",
"type": "output",
"description": "Low-side gate driver output for boost stage; sources 1.8A peak, sinks 2.2A peak with 55ns dead-time to HDRV2."
},
{
"number": "22",
"name": "PGND",
"type": "power_in",
"description": "Power ground reference; high-current ground return for low-side gate drivers and power stage."
},
{
"number": "23",
"name": "VCC",
"type": "power_out",
"description": "Regulated 7.5V output from internal bias regulator (6.95-7.88V); bypass with 1µF capacitor to PGND."
},
{
"number": "24",
"name": "BIAS",
"type": "power_in",
"description": "Optional external bias supply input 8-36V; powers VCC regulator when VBIAS >8V to reduce power loss, must not exceed 40V."
},
{
"number": "25",
"name": "LDRV1",
"type": "output",
"description": "Low-side gate driver output for buck stage; sources 1.8A peak, sinks 2.2A peak with 55ns dead-time from HDRV1."
},
{
"number": "26",
"name": "BOOT1",
"type": "passive",
"description": "Bootstrap capacitor connection point; external capacitor between BOOT1 and SW1 provides 5.62V typical bias to HDRV1 gate driver."
},
{
"number": "27",
"name": "HDRV1",
"type": "output",
"description": "High-side gate driver output for buck stage; sources 1.8A peak, sinks 2.2A peak with 55ns dead-time to LDRV1."
},
{
"number": "28",
"name": "SW1",
"type": "output",
"description": "Buck-side switching node; high-voltage switching output (−1 to 60V, 65V transient) for power stage and BOOT1 bootstrap circuit."
},
{
"number": "29",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.2",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.2",
"primary_model": "claude-haiku-4-5-20251001",
"primary_mode": "text",
"consensus_model": "claude-sonnet-4-6",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: PGOOD pin classified as open-drain output; could also be classified as tri_state (high-impedance whe; BOOT1 and BOOT2 pins classified as passive since they are bootstrap capacitor connection points and ; PowerPAD (thermal pad) included as special entry with designation 'PAD'; HTSSOP-28 PWP package varia",
"exposed pad 29 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint"
],
"pages_sent": 36,
"cost_usd": 0.4761,
"at": "2026-09-27T08:38:50"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/lm5175-q1",
"pages": 36,
"sha256": "02b7ec17407f0576",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 29,
"described": 29,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
}
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "HTSSOP-28",
"Category": "Power Management (PMIC)",
"Pins": "29"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"lm5175qpwprq1"
],
"discovery_pitch": "LM5175QPWPRQ1 (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"lm5175qpwprq1.kicad_sym",
"lm5175qpwprq1.kicad_mod",
"lm5175qpwprq1.glb",
"lm5175qpwprq1.step",
"lm5175qpwprq1.lbr",
"docs/hero.png",
"docs/lm5175qpwprq1-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
}
}