component

LM43600PWPT

Public Made by Adom

by adom

Texas Instruments DC-DC Converters, HTSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower supply chiplm43600pwptfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22h ago
viewers lm43600pwpt: viewers · Ray 22h ago
lm43600pwpt-etched.glb lm43600pwpt: factory component page (tier=lcsc) · Ray 22h ago
lm43600pwpt-etched.step lm43600pwpt: factory component page (tier=lcsc) · Ray 22h ago
lm43600pwpt-hero.glb lm43600pwpt: hero GLB from the etched model (keeps the MPN mark) · Ray 22h ago
lm43600pwpt-hero.overlay.json Publish 0.1.0 · Ray 22h ago
lm43600pwpt.glb Publish 0.1.0 · Ray 22h ago
lm43600pwpt.kicad_mod Publish 0.1.0 · Ray 22h ago
lm43600pwpt.kicad_sym Publish 0.1.0 · Ray 22h ago
lm43600pwpt.lbr Publish 0.1.0 · Ray 22h ago
lm43600pwpt.step Publish 0.1.0 · Ray 22h ago
package.json Publish 0.1.0 · Ray 22h ago
page.json Set visibility: public · Ray 22h ago
README.md Initial commit: component/lm43600pwpt · Ray 22h ago

LM43600PWPT

Texas Instruments · DC-DC Converters · HTSSOP-16-EP

LM43600PWPT from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW power_out Switching output of the regulator, internally connected to both power MOSFETs; connect to the power inductor.
2 SW power_out Switching output of the regulator, internally connected to both power MOSFETs; connect to the power inductor.
3 CBOOT passive Bootstrap capacitor connection for the high-side driver; connect a high-quality 470-nF capacitor from CBOOT to SW.
4 VCC power_out Internal bias supply output for bypassing; connect the bypass capacitor to AGND, do not connect an external load, and never short this pin to ground during operation.
5 BIAS power_in Optional internal LDO supply input; TI recommends tying to VOUT when 3.3 V ≤ VOUT ≤ 28 V or to an external 3.3-V or 5-V rail, with a 1 to 10 µF bypass capacitor to ground, and tie to ground when not in use.
6 SYNC input Clock input to synchronize switching to an external clock; use proper high-speed termination, connect to ground if not used, and do not float.
7 RT passive Connect a resistor RT from this pin to AGND to program the switching frequency; leave floating for the 50-kHz default switching frequency.
8 PGOOD output Open-drain power-good flag output; use a 10 kΩ to 100 kΩ pullup resistor to a logic rail or other DC voltage no higher than 12 V.
9 FB input Feedback sense input, connected to the midpoint of the feedback divider to set VOUT; do not short this pin to ground during operation.
10 AGND power_in Analog ground pin, the ground reference for internal references and logic; connect to system ground.
11 SS/TRK input Soft-start control pin; leave floating for internal soft-start slew rate, connect a capacitor to extend soft-start time, or connect an external voltage ramp for tracking.
12 EN input Enable input: high = ON and low = OFF; connect to VIN, through a resistor divider, or to an external voltage or logic source, and do not float.
13 VIN power_in Supply input to the internal LDO and high-side power FET; connect to the power supply and bypass capacitor CIN, keeping the path from VIN to CIN and PGND as short as possible.
14 VIN power_in Supply input to the internal LDO and high-side power FET; connect to the power supply and bypass capacitor CIN, keeping the path from VIN to CIN and PGND as short as possible.
15 PGND power_in Power ground pin, connected internally to the low-side power FET; connect to system ground, PAD, AGND, and the ground pins of CIN and COUT, keeping the path to CIN as short as possible.
16 PGND power_in Power ground pin, connected internally to the low-side power FET; connect to system ground, PAD, AGND, and the ground pins of CIN and COUT, keeping the path to CIN as short as possible.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category Power Supply Chip
Pins 17

CAD (KiCad official)

  • Symbol: LM43600PWPT
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: lm43600pwpt-etched.step / lm43600pwpt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lm43600pwpt.step / lm43600pwpt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (53 pp, sha256 b0c7584744fe3343, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF