component
LESD8LVL5.0CT5G
Public Made by Adomby adom
LRC Electrostatic And Surge Protection (TVS/ESD), SOD-882. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 3d ago |
| viewers | 3d ago |
| lesd8lvl5-0ct5g-hero.glb | 3d ago |
| lesd8lvl5-0ct5g-hero.overlay.json | 3d ago |
| lesd8lvl5-0ct5g.glb | 3d ago |
| lesd8lvl5-0ct5g.kicad_mod | 3d ago |
| lesd8lvl5-0ct5g.kicad_sym | 3d ago |
| lesd8lvl5-0ct5g.lbr | 3d ago |
| lesd8lvl5-0ct5g.step | 3d ago |
| package.json | 3d ago |
| page.json | 3d ago |
| README.md | 3d ago |
| verification.json | 3d ago |
LESD8LVL5.0CT5G
LRC · Electrostatic And Surge Protection (TVS/ESD) · SOD-882
LESD8LVL5.0CT5G from LRC, in a SOD-882. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1 | passive | Pin 1 is one of the two terminals of the bidirectional TVS ESD protection diode, rated for IEC 61000-4-2 ±20 kV contact and air discharge, with VRWM 5 V and VBR 6 V minimum. |
| 2 | 2 | passive | Pin 2 is the second terminal of the bidirectional TVS ESD protection diode, and the datasheet does not assign anode or cathode polarity to either terminal. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOD-882 |
| Category | TVS/Fuse/Board Level Protection |
| Pins | 2 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Total Power Dissipation on FR-5 Board | PD | 200 | mW | @ TA=25℃ | 1 | ||
| Junction and Storage Temperature Range | TJ,TSTG | -55 | 150 | ℃ | 1 | ||
| Lead Solder Temperature, Maximum | TL | 260 | ℃ | 10 Second Duration | 1 | ||
| IEC 61000-4-2 (ESD) | -20 | 20 | kV | 1 | |||
| Peak Power Dissipation | Ppk | 50 | W | Note 3 | 2 | ||
| Maximum Reverse Peak Pulse Current | IPP | 4 | A | Note 3 | 2 | ||
| Clamping Voltage @ IPP | VC | 9 | V | @ IPP = 1 A (Note 3) | 2 | ||
| Clamping Voltage @ IPP | VC | 16 | V | @ IPP = 3 A (Note 3) | 2 | ||
| Clamping Voltage @ MAX IPP | VC | 19 | V | @MAX IPP (Note 3) | 2 | ||
| Working Peak Reverse Voltage | VRWM | 5 | V | 2 | |||
| Maximum Reverse Leakage Current @ VRWM | IR | 0.5 | A | @ VRWM | 2 | ||
| Breakdown Voltage @ IT | VBR | 6 | V | @ IT (Note 2) | 2 | ||
| Capacitance | C | 12 | pF | @ VR = 0 and f = 1.0 MHz | 2 |
CAD (KiCad official)
- Symbol:
LESD8LVL5.0CT5G - Footprint:
Diode_SMD:D_SOD-882 - 3D model: SOD-882 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (5 pp, sha256
747ac58436820e1a, retrieved 2026-11-06, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).