component
LAN9303M-AKZE
Public Made by Adomby adom
Microchip Tech Ethernet ICs, QFN-72-EP(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162
{
"schema_version": 1,
"type": "component",
"slug": "lan9303m-akze",
"title": "LAN9303M-AKZE",
"brief": "Microchip Tech Ethernet ICs, QFN-72-EP(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"communication interface chip-uart-485-232",
"lan9303m-akze",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "LAN9303M-AKZE",
"manufacturer": "Microchip Tech",
"package": "QFN-72-EP(10x10)",
"pin_count": 73,
"category": "Communication Interface Chip/UART/485/232",
"subcategory": "Ethernet ICs",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/1b361d14bfdc8b5aa552835ddab338f0.pdf",
"parts": {
"symbol": "lan9303m-akze.kicad_sym",
"footprint": "lan9303m-akze.kicad_mod",
"model_3d": "lan9303m-akze-hero.glb",
"model_3d_plain": "lan9303m-akze-etched.glb",
"model_3d_step": "lan9303m-akze-etched.step",
"model_3d_step_plain": "lan9303m-akze.step",
"lbr": "lan9303m-akze.lbr"
},
"distributor_links": {
"lcsc": "C633951",
"digikey": "LAN9303M-AKZE-ND",
"mouser": "886-LAN9303M-AKZE"
},
"distributor_check": {
"checked_at": "2026-10-28T16:26:08Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "LAN9303M-AKZE-ND",
"status": "found"
},
"mouser": {
"pn": "886-LAN9303M-AKZE",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "P0_IND2",
"type": "input",
"description": "Port 0 MII input data bit 2, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY mode, with internal pull-down."
},
{
"number": "2",
"name": "P0_IND1",
"type": "input",
"description": "Port 0 MII input data bit 1, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY and RMII PHY modes, with internal pull-down."
},
{
"number": "3",
"name": "P0_IND0",
"type": "input",
"description": "Port 0 MII input data bit 0, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY and RMII PHY modes, with internal pull-down."
},
{
"number": "4",
"name": "P0_INDV",
"type": "input",
"description": "Port 0 MII input data valid, RX_DV from the external PHY in MAC mode and TX_EN from the external MAC in PHY and RMII PHY modes, with internal pull-down."
},
{
"number": "5",
"name": "P0_INER",
"type": "input",
"description": "Port 0 MII input error, RX_ER from the external PHY in MAC mode and TX_ER from the external MAC in PHY mode, with internal pull-down."
},
{
"number": "6",
"name": "P0_INCLK",
"type": "bidirectional",
"description": "Port 0 MII input reference clock, an input in MAC mode from the external PHY receive clock and a 12/16 mA output in PHY mode, with internal pull-down."
},
{
"number": "7",
"name": "VDD33IO",
"type": "power_in",
"description": "+3.3V power supply for I/O pins and the internal regulator; 5 such pins are on the package."
},
{
"number": "8",
"name": "VDD18CORE",
"type": "power_out",
"description": "+1.8V digital core supply from the internal core voltage regulator; all VDD18CORE pins must be tied together."
},
{
"number": "9",
"name": "P0_OUTD3/DUPLEX_POL_0",
"type": "output",
"description": "Port 0 MII output data bit 3, an 8 mA output driving transmit data in MAC mode and receive data in PHY mode; DUPLEX_POL_0 is the duplex polarity strap, latched at reset."
},
{
"number": "10",
"name": "P0_OUTD2/P0_MODE2",
"type": "output",
"description": "Port 0 MII output data bit 2, an 8 mA output; P0_MODE2 is the Port 0 mode configuration strap latched at power-on reset or nRST de-assertion."
},
{
"number": "11",
"name": "P0_OUTD1/P0_MODE1",
"type": "output",
"description": "Port 0 MII output data bit 1, an 8 mA output; P0_MODE1 is the Port 0 mode configuration strap latched at power-on reset or nRST de-assertion."
},
{
"number": "12",
"name": "P0_OUTD0/P0_MODE0",
"type": "output",
"description": "Port 0 MII output data bit 0, an 8 mA output; P0_MODE0 is the Port 0 mode configuration strap latched at power-on reset or nRST de-assertion."
},
{
"number": "13",
"name": "P1_IND3",
"type": "input",
"description": "Port 1 MII input data bit 3, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY mode, with internal pull-down."
},
{
"number": "14",
"name": "P1_IND2",
"type": "input",
"description": "Port 1 MII input data bit 2, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY mode, with internal pull-down."
},
{
"number": "15",
"name": "P1_IND1",
"type": "input",
"description": "Port 1 MII input data bit 1, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY and RMII PHY modes, with internal pull-down."
},
{
"number": "16",
"name": "P1_IND0",
"type": "input",
"description": "Port 1 MII input data bit 0, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY and RMII PHY modes, with internal pull-down."
},
{
"number": "17",
"name": "VDD33IO",
"type": "power_in",
"description": "+3.3V power supply for I/O pins and the internal regulator; 5 such pins are on the package."
},
{
"number": "18",
"name": "P1_INDV",
"type": "input",
"description": "Port 1 MII input data valid, RX_DV from the external PHY in MAC mode and TX_EN from the external MAC in PHY and RMII PHY modes, with internal pull-down."
},
{
"number": "19",
"name": "P1_INER",
"type": "input",
"description": "Port 1 MII input error, RX_ER from the external PHY in MAC mode and TX_ER from the external MAC in PHY mode, with internal pull-down."
},
{
"number": "20",
"name": "P1_INCLK",
"type": "bidirectional",
"description": "Port 1 MII input reference clock, an input in MAC mode from the external PHY receive clock and a 12/16 mA output in PHY mode, with internal pull-down."
},
{
"number": "21",
"name": "P0_OUTDV",
"type": "output",
"description": "Port 0 MII output data valid, TX_EN to the external PHY in MAC mode and RX_DV to the external MAC in PHY mode, an 8 mA output."
},
{
"number": "22",
"name": "P0_OUTCLK",
"type": "bidirectional",
"description": "Port 0 MII output reference clock, an input in MAC mode from the external PHY transmit clock and a 12/16 mA output in PHY mode, with internal pull-down."
},
{
"number": "23",
"name": "P0_COL",
"type": "bidirectional",
"description": "Port 0 MII collision, an input from the external PHY in MAC mode and an 8 mA output to the external MAC in PHY mode, with internal pull-up."
},
{
"number": "24",
"name": "P0_CRS",
"type": "bidirectional",
"description": "Port 0 MII carrier sense, an input from the external PHY in MAC mode and an 8 mA output to the external MAC in PHY mode, with internal pull-down."
},
{
"number": "25",
"name": "P0_DUPLEX",
"type": "input",
"description": "Port 0 MII duplex input, which can change at any time in MAC mode and sets the default duplex in PHY mode, with internal pull-up enabled."
},
{
"number": "26",
"name": "MDIO",
"type": "bidirectional",
"description": "Management data input/output, data to and from an external master in SMI/MII slave mode or from an external PHY in MII master mode; an external pull-up is required when SMI or MII is used."
},
{
"number": "27",
"name": "MDC",
"type": "input",
"description": "MII management clock, a clock input from an external master in SMI/MII slave mode and a clock output to an external PHY in MII master mode."
},
{
"number": "28",
"name": "VDD33IO",
"type": "power_in",
"description": "+3.3V power supply for I/O pins and the internal regulator; 5 such pins are on the package."
},
{
"number": "29",
"name": "LED5/GPIO5/PHYADDR_LED5P",
"type": "bidirectional",
"description": "LED 5 output when enabled, otherwise GPIO5 with programmable push-pull, open-drain or Schmitt input; PHYADDR_LED5P is latched at reset to set PHY addresses and LED polarity."
},
{
"number": "30",
"name": "LED4/GPIO4/MNGT1_LED4P",
"type": "bidirectional",
"description": "LED 4 output when enabled, otherwise GPIO4 with programmable push-pull, open-drain or Schmitt input; MNGT1_LED4P is the serial management mode strap bit 1 and sets LED 4 polarity."
},
{
"number": "31",
"name": "LED3/GPIO3/MNGT0_LED3P",
"type": "bidirectional",
"description": "LED 3 output when enabled, otherwise GPIO3 with programmable push-pull, open-drain or Schmitt input; MNGT0_LED3P is the serial management mode strap bit 0 and sets LED 3 polarity."
},
{
"number": "32",
"name": "LED2/GPIO2/E2PSIZE_LED2P",
"type": "bidirectional",
"description": "LED 2 output when enabled, otherwise GPIO2 with programmable push-pull, open-drain or Schmitt input; E2PSIZE_LED2P sets the EEPROM size range and LED 2 polarity at reset."
},
{
"number": "33",
"name": "LED1/GPIO1/AMDIX2_LED1P",
"type": "bidirectional",
"description": "LED 1 output when enabled, otherwise GPIO1 with programmable push-pull, open-drain or Schmitt input; AMDIX2_LED1P sets the Port 2 Auto-MDIX default and LED 1 polarity at reset."
},
{
"number": "34",
"name": "LED0/GPIO0/AMDIX1_LED0P",
"type": "bidirectional",
"description": "LED 0 output when enabled, otherwise GPIO0 with programmable push-pull, open-drain or Schmitt input; AMDIX1_LED0P sets the Port 1 Auto-MDIX default and LED 0 polarity at reset."
},
{
"number": "35",
"name": "P1_DUPLEX",
"type": "input",
"description": "Port 1 MII duplex input, which can change at any time in MAC mode and sets the default duplex in PHY and RMII PHY modes, with internal pull-up enabled."
},
{
"number": "36",
"name": "P1_COL",
"type": "bidirectional",
"description": "Port 1 MII collision, an input from the external PHY in MAC mode and an 8 mA output to the external MAC in PHY mode, with internal pull-up."
},
{
"number": "37",
"name": "P1_CRS",
"type": "bidirectional",
"description": "Port 1 MII carrier sense, an input from the external PHY in MAC mode and an 8 mA output to the external MAC in PHY mode, with internal pull-down."
},
{
"number": "38",
"name": "P1_OUTD3/DUPLEX_POL_1",
"type": "output",
"description": "Port 1 MII output data bit 3, an 8 mA output driving transmit data in MAC mode and receive data in PHY mode; DUPLEX_POL_1 is the duplex polarity strap, latched at reset."
},
{
"number": "39",
"name": "P1_OUTD2/P1_MODE2",
"type": "output",
"description": "Port 1 MII output data bit 2, an 8 mA output; P1_MODE2 is the Port 1 mode configuration strap latched at power-on reset or nRST de-assertion."
},
{
"number": "40",
"name": "VDD33IO",
"type": "power_in",
"description": "+3.3V power supply for I/O pins and the internal regulator; 5 such pins are on the package."
},
{
"number": "41",
"name": "VDD18CORE",
"type": "power_out",
"description": "+1.8V digital core supply from the internal core voltage regulator; all VDD18CORE pins must be tied together."
},
{
"number": "42",
"name": "P1_OUTDV",
"type": "output",
"description": "Port 1 MII output data valid, TX_EN to the external PHY in MAC mode and RX_DV to the external MAC in PHY mode, an 8 mA output."
},
{
"number": "43",
"name": "P1_OUTCLK",
"type": "bidirectional",
"description": "Port 1 MII output reference clock, an input in MAC mode from the external PHY transmit clock and a 12/16 mA output in PHY mode, with internal pull-down."
},
{
"number": "44",
"name": "P1_OUTD1/P1_MODE1",
"type": "output",
"description": "Port 1 MII output data bit 1, an 8 mA output; P1_MODE1 is the Port 1 mode configuration strap latched at power-on reset or nRST de-assertion."
},
{
"number": "45",
"name": "P1_OUTD0/P1_MODE0",
"type": "output",
"description": "Port 1 MII output data bit 0, an 8 mA output; P1_MODE0 is the Port 1 mode configuration strap latched at power-on reset or nRST de-assertion."
},
{
"number": "46",
"name": "VDD33IO",
"type": "power_in",
"description": "+3.3V power supply for I/O pins and the internal regulator; 5 such pins are on the package."
},
{
"number": "47",
"name": "TEST1",
"type": "input",
"description": "Test pin that must be tied to VDD33IO for proper operation."
},
{
"number": "48",
"name": "TEST2",
"type": "input",
"description": "Test pin that must be tied to VSS for proper operation, with internal pull-down."
},
{
"number": "49",
"name": "EE_SDA/SDA",
"type": "bidirectional",
"description": "EEPROM I2C serial data input/output in EEPROM mode or I2C slave serial data in slave mode, requiring an external pull-up at all times."
},
{
"number": "50",
"name": "EE_SCL/SCL",
"type": "bidirectional",
"description": "EEPROM I2C serial clock input/open-drain output in EEPROM mode or I2C slave clock input in slave mode, requiring an external pull-up at all times."
},
{
"number": "51",
"name": "nRST",
"type": "input",
"description": "Active-low system reset input, internally pulled high, with timing requirements given in Section 14.5.2 and optional use when the internal power-on reset is sufficient."
},
{
"number": "52",
"name": "IRQ",
"type": "output",
"description": "Interrupt output whose polarity, source and buffer type (push-pull or open-drain) are set via the Interrupt Configuration Register."
},
{
"number": "53",
"name": "XI",
"type": "input",
"description": "External 25MHz crystal input, which can also be driven by a single-ended clock oscillator with XO left unconnected."
},
{
"number": "54",
"name": "XO",
"type": "output",
"description": "External 25MHz crystal output, left unconnected when XI is driven by a single-ended clock oscillator."
},
{
"number": "55",
"name": "VDD18PLL",
"type": "power_in",
"description": "PLL +1.8V power supply that must be connected to VDD18CORE for proper operation."
},
{
"number": "56",
"name": "TXN1",
"type": "bidirectional",
"description": "Port 1 Ethernet TX negative analog output of the 10/100 transmitter, swapped with RX when HP Auto-MDIX is active."
},
{
"number": "57",
"name": "TXP1",
"type": "bidirectional",
"description": "Port 1 Ethernet TX positive analog output of the 10/100 transmitter, swapped with RX when HP Auto-MDIX is active."
},
{
"number": "58",
"name": "VDD33A1",
"type": "power_in",
"description": "+3.3V Port 1 analog power supply."
},
{
"number": "59",
"name": "RXN1",
"type": "bidirectional",
"description": "Port 1 Ethernet RX negative analog input of the 10/100 receiver, swapped with TX when HP Auto-MDIX is active."
},
{
"number": "60",
"name": "RXP1",
"type": "bidirectional",
"description": "Port 1 Ethernet RX positive analog input of the 10/100 receiver, swapped with TX when HP Auto-MDIX is active."
},
{
"number": "61",
"name": "VDD33A1",
"type": "power_in",
"description": "+3.3V Port 1 analog power supply."
},
{
"number": "62",
"name": "VDD18TX1",
"type": "power_in",
"description": "Port 1 transmitter +1.8V supply that must be connected directly to VDD18TX2 for proper operation."
},
{
"number": "63",
"name": "EXRES",
"type": "passive",
"description": "Bias reference used for the internal bias circuits, connected to an external 12.4K ohm 1% resistor to ground."
},
{
"number": "64",
"name": "VDD33BIAS",
"type": "power_in",
"description": "+3.3V master bias power supply."
},
{
"number": "65",
"name": "VDD18TX2",
"type": "power_in",
"description": "Port 2 transmitter +1.8V supply from the internal PHY regulator that must be tied to VDD18TX1 for proper operation."
},
{
"number": "66",
"name": "VDD33A2",
"type": "power_in",
"description": "+3.3V Port 2 analog power supply."
},
{
"number": "67",
"name": "RXP2",
"type": "bidirectional",
"description": "Port 2 Ethernet RX positive analog input of the 10/100 receiver, swapped with TX when HP Auto-MDIX is active."
},
{
"number": "68",
"name": "RXN2",
"type": "bidirectional",
"description": "Port 2 Ethernet RX negative analog input of the 10/100 receiver, swapped with TX when HP Auto-MDIX is active."
},
{
"number": "69",
"name": "VDD33A2",
"type": "power_in",
"description": "+3.3V Port 2 analog power supply."
},
{
"number": "70",
"name": "TXP2",
"type": "bidirectional",
"description": "Port 2 Ethernet TX positive analog output of the 10/100 transmitter, swapped with RX when HP Auto-MDIX is active."
},
{
"number": "71",
"name": "TXN2",
"type": "bidirectional",
"description": "Port 2 Ethernet TX negative analog output of the 10/100 transmitter, swapped with RX when HP Auto-MDIX is active."
},
{
"number": "72",
"name": "P0_IND3",
"type": "input",
"description": "Port 0 MII input data bit 3, receive data from the external PHY in MAC mode and transmit data from the external MAC in PHY mode, with internal pull-down."
},
{
"number": "73",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN suffix LAN9303M-AKZE is not stated in the excerpt. The datasheet covers LAN9303M and LAN9303; The exposed pad (VSS, must be connected to ground) is not numbered in Table 3-11 and is not listed a; Pins with multiple functions are listed under the primary name in Table 3-11. Types for dual-directi",
"20/73 pins cited to the wrong page (name found elsewhere): ['9:P0_OUTD3/DUPLEX_POL_0@p22', '10:P0_OUTD2/P0_MODE2@p23', '11:P0_OUTD1/P0_MODE1@p23', '20:P1_INCLK@p17']"
],
"pages_sent": 48,
"cost_usd": 0.1008,
"at": "2026-10-28T16:25:40"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/1b361d14bfdc8b5aa552835ddab338f0.pdf",
"pages": 277,
"sha256": "de1769f7f8714a48",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 73,
"described": 73,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "lan9303m-akze.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.02,
10.02,
0.9
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6fb4bfb569031e2f96b6476780a7bb6b1e1c88d3ae11c06b98eeff4704884308",
"checked": "2026-10-28",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "lan9303m-akze-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.02,
10.02,
0.9
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "700c026c278f8a829fbd1e4c2dadf3d6307d7cf731ae2e0df0bf2fe586288b5e",
"checked": "2026-10-28",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Microchip Tech",
"Package": "QFN-72-EP(10x10)",
"Category": "Communication Interface Chip/UART/485/232",
"Pins": "73"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "de1769f7f8714a481c6d827604b03a2b60170e9cdd41e5bb08c1bbe7c3a6e253",
"rows": [
{
"name": "Supply Voltage (VDD33A1, VDD33A2, VDD33BIAS, VDD33IO)",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": 0,
"typ": null,
"max": 3.6,
"conditions": "Note 14-1",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Positive voltage on signal pins, with respect to ground",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 6,
"conditions": "Note 14-2; does not apply to XI, XO, EXRES",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Negative voltage on signal pins, with respect to ground",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.5,
"typ": null,
"max": null,
"conditions": "Note 14-3; does not apply to EXRES",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Positive voltage on XI, with respect to ground",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 4.6,
"conditions": "",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Positive voltage on XO, with respect to ground",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 2.5,
"conditions": "",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Storage Temperature",
"symbol": "",
"kind": "absolute_maximum",
"unit": "oC",
"min": -55,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 251,
"source": "datasheet"
},
{
"name": "HBM ESD Performance",
"symbol": "",
"kind": "absolute_maximum",
"unit": "kV",
"min": -8,
"typ": null,
"max": 8,
"conditions": "per JESD 22-A114-E",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Contact Discharge ESD Performance",
"symbol": "",
"kind": "absolute_maximum",
"unit": "kV",
"min": -8,
"typ": null,
"max": 8,
"conditions": "per IEC61000-4-2 (Note 14-5)",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Air-Gap Discharge ESD Performance",
"symbol": "",
"kind": "absolute_maximum",
"unit": "kV",
"min": -15,
"typ": null,
"max": 15,
"conditions": "per IEC61000-4-2 (Note 14-5)",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Latch-up Performance",
"symbol": "",
"kind": "absolute_maximum",
"unit": "mA",
"min": -200,
"typ": null,
"max": 200,
"conditions": "per EIA/JESD 78",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Supply Voltage (VDD33A1, VDD33A2, VDD33BIAS, VDD33IO)",
"symbol": "",
"kind": "recommended_operating",
"unit": "V",
"min": 3,
"typ": 3.3,
"max": 3.6,
"conditions": "+3.3V +/- 300mV",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Ambient Operating Temperature in Still Air (commercial version)",
"symbol": "TA",
"kind": "recommended_operating",
"unit": "oC",
"min": 0,
"typ": null,
"max": 70,
"conditions": "Note 14-4 commercial version",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Input Low Threshold (Negative-Going)",
"symbol": "VILT",
"kind": "electrical",
"unit": "V",
"min": 1.01,
"typ": 1.18,
"max": 1.35,
"conditions": "IS type Schmitt trigger input",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Input High Threshold (Positive-Going)",
"symbol": "VIHT",
"kind": "electrical",
"unit": "V",
"min": 1.39,
"typ": 1.6,
"max": 1.8,
"conditions": "IS type Schmitt trigger input",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Schmitt Trigger Hysteresis (VIHT - VILT)",
"symbol": "VHYS",
"kind": "electrical",
"unit": "mV",
"min": 345,
"typ": 420,
"max": 485,
"conditions": "Schmitt trigger",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Input Leakage",
"symbol": "IIN",
"kind": "electrical",
"unit": "uA",
"min": -10,
"typ": null,
"max": 10,
"conditions": "Note 14-6",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Input Capacitance",
"symbol": "CIN",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": 3,
"max": null,
"conditions": "",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Low Input Level",
"symbol": "VILI",
"kind": "electrical",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "IS type input buffer",
"source_page": 253,
"source": "datasheet"
},
{
"name": "High Input Level",
"symbol": "VIHI",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 3.6,
"conditions": "IS type input buffer",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Low Output Level",
"symbol": "VOL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.4,
"conditions": "O8 type buffer, IOL = 8mA",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Low Input Level (XI input)",
"symbol": "VILI",
"kind": "electrical",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 0.5,
"conditions": "ICLK type buffer (XI input)",
"source_page": 253,
"source": "datasheet"
},
{
"name": "High Input Level (XI input)",
"symbol": "VIHI",
"kind": "electrical",
"unit": "V",
"min": 1.4,
"typ": null,
"max": 3.6,
"conditions": "ICLK type buffer (XI input)",
"source_page": 253,
"source": "datasheet"
},
{
"name": "Supply current (10BASE-T full-duplex) @ 3.3V",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 111,
"max": null,
"conditions": "10BASE-T full-duplex, 100% network loading",
"source_page": 251,
"source": "datasheet"
},
{
"name": "Supply current (100BASE-TX full-duplex) @ 3.3V",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 190,
"max": null,
"conditions": "100BASE-TX full-duplex, 100% network loading",
"source_page": 252,
"source": "datasheet"
},
{
"name": "Peak Differential Output Voltage High",
"symbol": "VPPH",
"kind": "electrical",
"unit": "mVpk",
"min": 950,
"typ": null,
"max": 1050,
"conditions": "Note 14-8",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Peak Differential Output Voltage Low",
"symbol": "VPPL",
"kind": "electrical",
"unit": "mVpk",
"min": -950,
"typ": null,
"max": -1050,
"conditions": "Note 14-8; values as printed",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Signal Amplitude Symmetry",
"symbol": "VSS",
"kind": "electrical",
"unit": "%",
"min": 98,
"typ": null,
"max": 102,
"conditions": "Note 14-8",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Signal Rise and Fall Time",
"symbol": "TRF",
"kind": "timing",
"unit": "nS",
"min": 3,
"typ": null,
"max": 5,
"conditions": "Note 14-8",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Rise and Fall Symmetry",
"symbol": "TRFS",
"kind": "timing",
"unit": "nS",
"min": null,
"typ": null,
"max": 0.5,
"conditions": "Note 14-8",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Duty Cycle Distortion",
"symbol": "DCD",
"kind": "timing",
"unit": "%",
"min": 35,
"typ": 50,
"max": 65,
"conditions": "Note 14-9",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Overshoot and Undershoot",
"symbol": "VOS",
"kind": "electrical",
"unit": "%",
"min": null,
"typ": null,
"max": 5,
"conditions": "",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Jitter",
"symbol": "",
"kind": "timing",
"unit": "nS",
"min": null,
"typ": 1.4,
"max": null,
"conditions": "Note 14-10 measured differentially",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Transmitter Peak Differential Output Voltage",
"symbol": "VOUT",
"kind": "electrical",
"unit": "V",
"min": 2.2,
"typ": 2.5,
"max": 2.8,
"conditions": "Note 14-11",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Receiver Differential Squelch Threshold",
"symbol": "VDS",
"kind": "electrical",
"unit": "mV",
"min": 300,
"typ": 420,
"max": 585,
"conditions": "",
"source_page": 254,
"source": "datasheet"
},
{
"name": "Input clock duty cycle",
"symbol": "",
"kind": "timing",
"unit": "%",
"min": 40,
"typ": 50,
"max": 60,
"conditions": "XI driven by single-ended clock oscillator",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Frequency Tolerance @ 25oC",
"symbol": "Ftol",
"kind": "tolerance",
"unit": "PPM",
"min": -50,
"typ": null,
"max": 50,
"conditions": "Note 14-22",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Frequency Stability Over Temp",
"symbol": "Ftemp",
"kind": "tolerance",
"unit": "PPM",
"min": -50,
"typ": null,
"max": 50,
"conditions": "Note 14-22",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Total Allowable PPM Budget",
"symbol": "",
"kind": "tolerance",
"unit": "PPM",
"min": -50,
"typ": null,
"max": 50,
"conditions": "Note 14-24",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Drive Level",
"symbol": "PW",
"kind": "electrical",
"unit": "uW",
"min": 300,
"typ": null,
"max": null,
"conditions": "crystal",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Equivalent Series Resistance",
"symbol": "R1",
"kind": "electrical",
"unit": "Ohm",
"min": null,
"typ": null,
"max": 30,
"conditions": "crystal",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Shunt Capacitance",
"symbol": "CO",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": 7,
"max": null,
"conditions": "crystal",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Load Capacitance",
"symbol": "CL",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": 20,
"max": null,
"conditions": "crystal",
"source_page": 269,
"source": "datasheet"
},
{
"name": "Frequency",
"symbol": "Ffund",
"kind": "electrical",
"unit": "MHz",
"min": null,
"typ": 25,
"max": null,
"conditions": "fundamental mode",
"source_page": 269,
"source": "datasheet"
},
{
"name": "XI Pin Capacitance",
"symbol": "",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": 3,
"max": null,
"conditions": "Note 14-27",
"source_page": 269,
"source": "datasheet"
},
{
"name": "XO Pin Capacitance",
"symbol": "",
"kind": "electrical",
"unit": "pF",
"min": null,
"typ": 3,
"max": null,
"conditions": "Note 14-27",
"source_page": 269,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"lan9303m-akze"
],
"discovery_pitch": "LAN9303M-AKZE (Microchip Tech) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"lan9303m-akze.kicad_sym",
"lan9303m-akze.kicad_mod",
"lan9303m-akze.glb",
"lan9303m-akze.step",
"lan9303m-akze.lbr",
"docs/hero.png",
"docs/lan9303m-akze-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"lan9303m-akze-hero.glb",
"lan9303m-akze-hero.overlay.json",
"lan9303m-akze-etched.glb"
],
"visibility": {
"public": true
}
}