main
Ray Publish 0.1.0 1ec5647 5h ago
{
  "slug": "l9963t-tr",
  "version": "0.1.0",
  "type": "component",
  "description": "STMicroelectronics Power Management - Specialized, SO-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "power management (pmic)",
    "l9963t-tr",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "l9963t-tr.kicad_sym",
    "l9963t-tr.kicad_mod",
    "l9963t-tr.glb",
    "l9963t-tr.step",
    "l9963t-tr.lbr",
    "docs/hero.png",
    "docs/l9963t-tr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "l9963t-tr-hero.glb",
    "l9963t-tr-hero.overlay.json"
  ],
  "component": {
    "mpn": "L9963T-TR",
    "manufacturer": "STMicroelectronics",
    "package": "SO-16",
    "pin_count": 16,
    "category": "Power Management (PMIC)",
    "subcategory": "Power Management - Specialized",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589784715743305728",
    "parts": {
      "symbol": "l9963t-tr.kicad_sym",
      "footprint": "l9963t-tr.kicad_mod",
      "model_3d": "l9963t-tr-hero.glb",
      "model_3d_plain": "l9963t-tr.glb",
      "model_3d_step": "l9963t-tr-etched.step",
      "model_3d_step_plain": "l9963t-tr.step",
      "lbr": "l9963t-tr.lbr"
    },
    "distributor_links": {
      "lcsc": "C3682043",
      "digikey": "497-L9963T-TR-ND",
      "mouser": "511-L9963T-TR"
    },
    "distributor_check": {
      "checked_at": "2026-10-07T07:37:05Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "497-L9963T-TR-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "511-L9963T-TR",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VIO",
        "type": "power_in",
        "description": "Digital Output Buffer Supply; connect to either 5 V or 3.3 V supply with operating range 3.0 V to 5.5 V."
      },
      {
        "number": "2",
        "name": "SDO",
        "type": "output",
        "description": "SPI Serial Data Output with Push-Pull configuration; requires external pull-up or pull-down resistor to define inactive level."
      },
      {
        "number": "3",
        "name": "SCK",
        "type": "tri_state",
        "description": "SPI Serial Clock operating as Digital Input when NSLAVE=0 (Slave) or Digital Output when NSLAVE=1 (Master); internally pulled down with 100 kΩ resistor."
      },
      {
        "number": "4",
        "name": "SDI",
        "type": "input",
        "description": "SPI Serial Data Input; internally pulled down with 100 kΩ resistor for safety purposes; supports synchronous bit sampling at SCK edges."
      },
      {
        "number": "5",
        "name": "NCS",
        "type": "tri_state",
        "description": "SPI Chip Select (active low) operating as Digital Input when NSLAVE=0 (Slave) or Digital Output when NSLAVE=1 (Master); internally pulled up with 100 kΩ resistor."
      },
      {
        "number": "6",
        "name": "DIS",
        "type": "bidirectional",
        "description": "Transceiver Disable Input with Open Drain driver; release (pull high externally) to enter low power standby mode, or pull low to enable normal operation; internally pulled up with 100 kΩ resistor."
      },
      {
        "number": "7",
        "name": "ISOFREQ",
        "type": "input",
        "description": "Isolated SPI operating frequency selection; set low for slow operation at 333 kbps (default if floating) or high for fast operation at 2.66 Mbps; internally pulled down."
      },
      {
        "number": "8",
        "name": "BNE/CPOL",
        "type": "tri_state",
        "description": "Buffer Not Empty output when NSLAVE=0 (high when RX buffer has ≥1 frame), or SPI Clock Polarity input when NSLAVE=1; internally pulled down during Trimming & Config Latch."
      },
      {
        "number": "9",
        "name": "TXAMP",
        "type": "input",
        "description": "Isolated SPI TX amplitude selection; set low for low amplitude/low threshold or high (VDD) for high amplitude/high threshold; internally pulled up with 100 kΩ resistor."
      },
      {
        "number": "10",
        "name": "SPICLKFREQ",
        "type": "input",
        "description": "Analog input for SPI Master Clock frequency selection via threshold comparison; connect pull-down resistor to GND to select 250 kHz (short), 1 MHz (9.31 kΩ), 4 MHz (16.2 kΩ), or 8 MHz (22.9 kΩ)."
      },
      {
        "number": "11",
        "name": "TXEN/CPHA",
        "type": "input",
        "description": "Transmitter enable control when NSLAVE=0 (high enables SDI data transmission to TX buffer), or SPI Clock Phase selection when NSLAVE=1; internally pulled up."
      },
      {
        "number": "12",
        "name": "NSLAVE",
        "type": "input",
        "description": "SPI Slave/Master mode selection; latched during Trimming & Config Latch; connect to GND for Slave operation or VDD for Master operation; internally pulled down."
      },
      {
        "number": "13",
        "name": "GND",
        "type": "power_in",
        "description": "Device ground reference; all voltage measurements referenced to this pin."
      },
      {
        "number": "14",
        "name": "ISOM",
        "type": "bidirectional",
        "description": "Isolated SPI Negative terminal for half-duplex transmission and reception over twisted-pair interface; operates with ISOP for isolated communication with differential voltage range 0 to 2.5 V."
      },
      {
        "number": "15",
        "name": "ISOP",
        "type": "bidirectional",
        "description": "Isolated SPI Positive terminal for half-duplex transmission and reception over twisted-pair interface; operates with ISOM for isolated communication with common mode voltage 1.2 V typical."
      },
      {
        "number": "16",
        "name": "VDD",
        "type": "power_in",
        "description": "5 V supply input for internal logic and isolated SPI peripheral; operating range 4.5 V to 5.5 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-4-5-20251001",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pins SCK (3) and NCS (5) are tri-state pins with configuration-dependent behavior: they operate as D; Pin BNE/CPOL (8) has dual function: operates as Buffer Not Empty digital output when configured as S; Pin TXEN/CPHA (11) has dual function: operates as Transmitter Enable input in Slave mode (NSLAVE=0) "
        ],
        "pages_sent": 31,
        "cost_usd": 0.2056,
        "at": "2026-10-07T07:36:49"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589784715743305728",
        "pages": 45,
        "sha256": "73ab6ff0b654a9c8",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 16,
        "described": 16,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "l9963t-tr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "l9963t-tr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "787bde5347db6d170508b15111c37017faf3098309acdd4bcb55673a2768f78f",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}