main
History Download
Ray Publish 0.1.0 4d85a14 28d ago

L6562D

STMicroelectronics · AC-DC Controllers And Regulators · SO-8

L6562D from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV input Inverting input of the error amplifier, receiving the PFC output voltage through a resistor divider, with the feedback threshold at 2.5 V (2.465 V to 2.535 V at Tj = 25 °C).
2 COMP output Error amplifier output, with a compensation network connected between this pin and INV (pin 1) to ensure voltage-loop stability, high power factor and low THD.
3 MULT input Main multiplier input, connected to the rectified mains voltage through a resistor divider to provide the sinusoidal current-loop reference, with a linear operating range of 0 to 3 V.
4 CS input Input to the PWM comparator that senses MOSFET current through a resistor and compares it with the multiplier's sinusoidal reference to determine MOSFET turn-off, with a delay to output of 200 to 350 ns.
5 ZCD input Boost inductor demagnetization sensing input for transition-mode operation, where a negative-going edge triggers MOSFET turn-on (triggering voltage 1.6 V, arming voltage 2.1 V on the positive-going edge).
6 GND power_in Ground, serving as the current return for both the signal part of the IC and the gate driver.
7 GD output Totem-pole gate driver output for power MOSFETs and IGBTs, rated 600 mA source and 800 mA sink peak current, with the high-level voltage clamped at about 12 V.
8 Vcc power_in Supply voltage for both the signal part of the IC and the gate driver, with an upper limit extended to 22 V minimum; turn-on threshold is 11 to 13 V and turn-off threshold is 8.7 to 10.3 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: L6562D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: l6562d-etched.step / l6562d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l6562d.step / l6562d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (16 pp, sha256 015ac73cbd46a605, retrieved 2026-10-12, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF