Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7231CDWR

Texas Instruments · Digital Isolators · SOIC-16

ISO7231CDWR from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Supply voltage for input-side circuits; operate at 3.15 V to 5.5 V with 0.1 µF bypass capacitor to GND1
2 GND1 power_in Ground reference for VCC1 input-side supply
3 INA input TTL/CMOS digital input channel A with VIH ≥ 0.7 VCC, VIL ≤ 0.3 VCC, 150 mV hysteresis, isolated via capacitive barrier
4 INB input TTL/CMOS digital input channel B with VIH ≥ 0.7 VCC, VIL ≤ 0.3 VCC, 150 mV hysteresis, isolated via capacitive barrier
5 OUTC tri_state Digital output channel C tri-state controlled by EN1; VOH ≥ VCCO - 0.8 V at -4 mA, VOL ≤ 0.4 V at 4 mA, isolated via capacitive barrier
6 NC unconnected Not connected; leave open
7 EN1 input Enable control input for channel C output; high = output enabled, low = output in high-impedance state
8 GND1 power_in Ground reference for VCC1 input-side supply
9 GND2 power_in Ground reference for VCC2 output-side supply
10 EN2 input Enable control input for channels A and B outputs; high = outputs enabled, low = outputs in high-impedance state
11 NC unconnected Not connected; leave open
12 INC input TTL/CMOS digital input channel C with VIH ≥ 0.7 VCC, VIL ≤ 0.3 VCC, 150 mV hysteresis, isolated via capacitive barrier
13 OUTB tri_state Digital output channel B tri-state controlled by EN2; VOH ≥ VCCO - 0.8 V at -4 mA, VOL ≤ 0.4 V at 4 mA, isolated via capacitive barrier
14 OUTA tri_state Digital output channel A tri-state controlled by EN2; VOH ≥ VCCO - 0.8 V at -4 mA, VOL ≤ 0.4 V at 4 mA, isolated via capacitive barrier
15 GND2 power_in Ground reference for VCC2 output-side supply
16 VCC2 power_in Supply voltage for output-side circuits; operate at 3.15 V to 5.5 V with 0.1 µF bypass capacitor to GND2

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7231CDWR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: iso7231cdwr-etched.step / iso7231cdwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7231cdwr.step / iso7231cdwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 c2e95ccba476b8a9, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF