main
Ray Publish 0.1.0 e65e1bd 5h ago
{
  "slug": "irf7309trpbf",
  "version": "0.1.0",
  "type": "component",
  "description": "TECH PUBLIC MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "transistors-thyristors",
    "irf7309trpbf",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "irf7309trpbf.kicad_sym",
    "irf7309trpbf.kicad_mod",
    "irf7309trpbf.glb",
    "irf7309trpbf.step",
    "irf7309trpbf.lbr",
    "docs/hero.png",
    "docs/irf7309trpbf-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "irf7309trpbf-hero.glb",
    "irf7309trpbf-hero.overlay.json"
  ],
  "component": {
    "mpn": "IRF7309TRPBF",
    "manufacturer": "TECH PUBLIC",
    "package": "SOP-8",
    "pin_count": 8,
    "category": "Transistors/Thyristors",
    "subcategory": "MOSFETs",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590240017043267584",
    "parts": {
      "symbol": "irf7309trpbf.kicad_sym",
      "footprint": "irf7309trpbf.kicad_mod",
      "model_3d": "irf7309trpbf-hero.glb",
      "model_3d_plain": "irf7309trpbf.glb",
      "model_3d_step": "irf7309trpbf-etched.step",
      "model_3d_step_plain": "irf7309trpbf.step",
      "lbr": "irf7309trpbf.lbr"
    },
    "distributor_links": {
      "lcsc": "C5123894",
      "digikey": "IRF7309PBFTR-ND",
      "mouser": "942-IRF7309TRPBF"
    },
    "distributor_check": {
      "checked_at": "2026-10-09T15:37:59Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "IRF7309PBFTR-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "942-IRF7309TRPBF",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "S1",
        "type": "passive",
        "description": "Source of MOSFET 1 (N-channel, BVDSS 30V, RDS(on) 22mΩ, ID 7A) per the SOP-8 pin drawing and circuit diagram."
      },
      {
        "number": "2",
        "name": "G1",
        "type": "input",
        "description": "Gate of MOSFET 1 (N-channel); VGS absolute maximum ±20V, threshold 1V min to 2.5V max at ID=250uA."
      },
      {
        "number": "3",
        "name": "S2",
        "type": "passive",
        "description": "Source of MOSFET 2 (P-channel, BVDSS -30V, RDS(on) 30mΩ, ID -6.0A) per the SOP-8 pin drawing and circuit diagram."
      },
      {
        "number": "4",
        "name": "G2",
        "type": "input",
        "description": "Gate of MOSFET 2 (P-channel); VGS absolute maximum ±20V, threshold -1V min to -2.5V max at ID=-250uA."
      },
      {
        "number": "5",
        "name": "D2",
        "type": "passive",
        "description": "Drain of MOSFET 2 (P-channel); VDS limit -30V, continuous ID -6A at TA=25°C, pulsed -24A."
      },
      {
        "number": "6",
        "name": "D2",
        "type": "passive",
        "description": "Drain of MOSFET 2 (P-channel), connected internally to the same drain as pin 5; VDS limit -30V."
      },
      {
        "number": "7",
        "name": "D1",
        "type": "passive",
        "description": "Drain of MOSFET 1 (N-channel); VDS limit 30V, continuous ID 7A at TA=25°C, pulsed 28A."
      },
      {
        "number": "8",
        "name": "D1",
        "type": "passive",
        "description": "Drain of MOSFET 1 (N-channel), connected internally to the same drain as pin 7; VDS limit 30V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-sonnet-5-5",
        "primary_mode": "vision",
        "consensus_model": "claude-opus-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet's pin drawing labels the pins only as D1, D1, D2, D2 and S1, G1, S2, G2 on the 3D SOP-; The datasheet never says in words which MOSFET is N-channel and which is P-channel. I inferred MOSFE; Source and drain pins are given as passive because there is no KiCad ERC class that fits a MOSFET te",
          "vision extraction: provenance cannot be text-verified; needs consensus"
        ],
        "pages_sent": 6,
        "cost_usd": 0.2397,
        "at": "2026-10-09T15:34:35"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590240017043267584",
        "pages": 6,
        "sha256": "a16bee3faf9a4efd",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "irf7309trpbf.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-09",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "irf7309trpbf-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          4.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "9e8d4d545f3c7b425d5dec583e16aac5d2c5b7efbb17901aa096f2e05d0c6fba",
        "checked": "2026-10-09",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}