main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs ht6501artz: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers ht6501artz: viewers · Ray 1mo ago
ht6501artz-etched.fit.json ht6501artz: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
ht6501artz-etched.glb ht6501artz: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
ht6501artz-etched.step ht6501artz: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
ht6501artz.glb Publish 0.1.0 · Ray 1mo ago
ht6501artz.kicad_mod Publish 0.1.0 · Ray 1mo ago
ht6501artz.kicad_sym Publish 0.1.0 · Ray 1mo ago
ht6501artz.lbr Publish 0.1.0 · Ray 1mo ago
ht6501artz.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json ht6501artz: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 16h ago
README.md ht6501artz: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 19d ago

HT6501ARTZ

HTCSEMI · AC-DC Controllers and Regulators · SOT23-5

HT6501ARTZ from HTCSEMI, in a SOT23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D1 output Drain 1. Open-drain output of internal N-channel power switch Q1; connects to one end of the center-tapped transformer primary. Rated up to 14 V and 500 mA peak (350 mA max continuous at Vcc = 5 V, 150 mA at 3.3 V).
2 VCC power_in Supply voltage input. Recommended operating range 3 V to 5.5 V (absolute max -0.3 V to +6 V). Connects to the center-tap of the transformer primary in typical push-pull operation.
3 D2 output Drain 2. Open-drain output of internal N-channel power switch Q2; connects to the other end of the center-tapped transformer primary. Rated up to 14 V and 500 mA peak (350 mA max continuous at Vcc = 5 V, 150 mA at 3.3 V).
4 GND power_in Ground. Return for the internal N-channel power switches and control logic. Pins 4 and 5 are both GND and should be tied together to the board ground plane.
5 GND power_in Ground. Return for the internal N-channel power switches and control logic. Pins 4 and 5 are both GND and should be tied together to the board ground plane.

Key specifications

Parameter Value
Manufacturer HTCSEMI
Package SOT23-5
Category PMIC
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • HT6501ARTZ

CAD (KiCad official)

  • Symbol: HT6501ARTZ
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT23-5 (KiCad packages3D, STEP)
  • 3D model files: ht6501artz-etched.step / ht6501artz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ht6501artz.step / ht6501artz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HTCSEMI datasheet (21 pp, sha256 e12c487ffaa0be82, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF