component
GT7555CDTR
Public Made by Adomby adom
XBLW Timers / Counters, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownGT7555CDTR
XBLW · Timers / Counters · SOP-8
GT7555CDTR from XBLW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground; also the source of the internal discharge N-channel transistor and the bottom of the resistor divider. |
| 2 | TRIGGER | input | Active-low trigger input to comparator B; output goes HIGH when voltage is below 1/3 VDD. |
| 3 | OUTPUT | output | Timer output driver, fully compatible with CMOS, TTL and MOS under 5V. |
| 4 | RESET | input | Active-low flip-flop reset; LOW forces OUTPUT low and turns the discharge switch ON. |
| 5 | CONTROL VOLTAGE | input | Control voltage input at the internal divider node (2/3 VDD threshold reference) for adjusting comparator thresholds. |
| 6 | THRESHOLD | input | Threshold input to comparator A; output goes LOW when voltage is above 2/3 VDD with trigger above 1/3 VDD. |
| 7 | DISCHARGE | passive | Open drain of the internal N-channel discharge switch, used to discharge the external timing capacitor; ON when output is LOW. |
| 8 | VDD | power_in | Positive supply voltage; absolute maximum 18 V, lowest operating voltage 4.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-8 |
| Category | Clock/Timing |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
GT7555CDTR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
gt7555cdtr-etched.step/gt7555cdtr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);gt7555cdtr.step/gt7555cdtr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (9 pp, sha256
515c5f729f06da83, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).