component

FGL40N120ANDTU

Public Made by Adom

by adom

onsemi IGBT Transistors / Modules, TO-264-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsfgl40n120andtufactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs fgl40n120andtu: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers fgl40n120andtu: viewers · Ray 1mo ago
fgl40n120andtu-etched.fit.json fgl40n120andtu: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
fgl40n120andtu-etched.glb fgl40n120andtu: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
fgl40n120andtu-etched.step fgl40n120andtu: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
fgl40n120andtu.glb Publish 0.1.0 · Ray 1mo ago
fgl40n120andtu.kicad_mod Publish 0.1.0 · Ray 1mo ago
fgl40n120andtu.kicad_sym Publish 0.1.0 · Ray 1mo ago
fgl40n120andtu.lbr Publish 0.1.0 · Ray 1mo ago
fgl40n120andtu.step Publish 0.1.0 · Ray 1mo ago
package.json fgl40n120andtu: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json fgl40n120andtu: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md Initial commit: component/fgl40n120andtu · Ray 1mo ago

FGL40N120ANDTU

onsemi · IGBT Transistors / Modules · TO-264-3

FGL40N120ANDTU from onsemi, in a TO-264-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Gate input Gate control input accepting gate-emitter voltage from -25V to +25V; typical threshold voltage is 5.5V at IC = 250µA to initiate collector current conduction.
2 Collector power_in High-voltage power input terminal rated for 1200V collector-emitter voltage with maximum continuous collector current of 64A at 25°C case temperature.
3 Emitter power_out Low-voltage power return terminal serving as both the collector current return path and reference potential for gate drive signal control; integral FRD with 75ns typical reverse recovery time.

Key specifications

Parameter Value
Manufacturer onsemi
Package TO-264-3
Category Transistors/Thyristors
Pins 3

CAD (KiCad official)

  • Symbol: FGL40N120ANDTU
  • Footprint: Package_TO_SOT_THT:TO-264-3_Vertical
  • 3D model: TO-264-3 (KiCad packages3D, STEP)
  • 3D model files: fgl40n120andtu-etched.step / fgl40n120andtu-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fgl40n120andtu.step / fgl40n120andtu.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (9 pp, sha256 21de722b92b8814a, retrieved 2026-09-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF