component

FDG6323L-TP

Public Made by Adom

by adom

TECH PUBLIC Power Distribution Switches, SOT-363. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)fdg6323l-tpfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers fdg6323l-tp: viewers · Ray 7d ago
fdg6323l-tp-etched.glb Publish 0.1.0 · Ray 7d ago
fdg6323l-tp-etched.step fdg6323l-tp: factory component page (tier=lcsc) · Ray 7d ago
fdg6323l-tp-hero.glb fdg6323l-tp: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
fdg6323l-tp-hero.overlay.json Publish 0.1.0 · Ray 7d ago
fdg6323l-tp.glb Publish 0.1.0 · Ray 7d ago
fdg6323l-tp.kicad_mod Publish 0.1.0 · Ray 7d ago
fdg6323l-tp.kicad_sym Publish 0.1.0 · Ray 7d ago
fdg6323l-tp.lbr Publish 0.1.0 · Ray 7d ago
fdg6323l-tp.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

FDG6323L-TP

TECH PUBLIC · Power Distribution Switches · SOT-363

FDG6323L-TP from TECH PUBLIC, in a SOT-363. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R2 passive Source of Q1 (ON/OFF control FET) with optional slew-rate control resistor R2 (typical 0 to 100kΩ) to GND.
2 D2 passive Drain of Q2 (load output, VOUT), tied to pin 3; Q2 drain-source voltage rating is -20 V and continuous load current 1.3 A.
3 D2 passive Drain of Q2 (load output, VOUT), tied to pin 2; Q2 drain-source voltage rating is -20 V and continuous load current 1.3 A.
4 S2 power_in Source of Q2 (input VIN side of the load switch); input voltage range is 20 V maximum.
5 ON/OFF input On/off control input to the gate of Q1, with a voltage range of 8 V maximum and 2 kV HBM ESD rating.
6 R1,C1 passive Q1 drain and Q2 gate node, where pull-up resistor R1 (typical 10kΩ to 1MΩ) and optional slew-rate capacitor C1 (typical 1000pF) connect.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-363
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: FDG6323L-TP
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SOT-363 (KiCad packages3D, STEP)
  • 3D model files: fdg6323l-tp-etched.step / fdg6323l-tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fdg6323l-tp.step / fdg6323l-tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 745705309b17dc2a, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF