component
EG1269
Public Made by Adomby adom
EG Micro AC-DC Controllers And Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
{
"slug": "eg1269",
"version": "0.1.0",
"type": "component",
"description": "EG Micro AC-DC Controllers And Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"eg1269",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"eg1269.kicad_sym",
"eg1269.kicad_mod",
"eg1269.glb",
"eg1269.step",
"eg1269.lbr",
"docs/hero.png",
"docs/eg1269-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"eg1269-hero.glb",
"eg1269-hero.overlay.json",
"eg1269-etched.glb"
],
"component": {
"mpn": "EG1269",
"manufacturer": "EG Micro",
"package": "SOP-8",
"pin_count": 8,
"category": "Power Management (PMIC)",
"subcategory": "AC-DC Controllers And Regulators",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/c693bc1557bccb000867c5340be6f0af.pdf",
"parts": {
"symbol": "eg1269.kicad_sym",
"footprint": "eg1269.kicad_mod",
"model_3d": "eg1269-hero.glb",
"model_3d_plain": "eg1269-etched.glb",
"model_3d_step": "eg1269-etched.step",
"model_3d_step_plain": "eg1269.step",
"lbr": "eg1269.lbr"
},
"distributor_links": {
"lcsc": "C5346624"
},
"distributor_check": {
"checked_at": "2026-10-17T20:02:12Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Chip power ground for the controller, the reference for the FB, RI, RT and CS networks."
},
{
"number": "2",
"name": "FB",
"type": "input",
"description": "Feedback input whose voltage, together with the CS current-sense signal, sets the PWM duty cycle; FB open-circuit voltage is 5.3 V typ, the power-limit (OLP) threshold is 4.6 V, and the burst-mode voltage is 1.5 V."
},
{
"number": "3",
"name": "VDD",
"type": "power_in",
"description": "Supply pin; the datasheet gives a UVLO turn-on threshold of 16 V typ, a 27.8 V typ overvoltage-protection entry level, a 32 V typ zener clamp at 10 mA, and a 30 V absolute maximum with 10 mA maximum clamp current."
},
{
"number": "4",
"name": "RI",
"type": "passive",
"description": "Oscillator-frequency setting pin; a resistor from RI to GND sets the PWM frequency by Fosc(kHz)=1560/RI(kΩ), with the allowed RI range being 12 kΩ to 60 kΩ (24 kΩ typical)."
},
{
"number": "5",
"name": "RT",
"type": "passive",
"description": "Over-temperature protection pin, which connects to an NTC thermistor to GND; an internal 80 µA current source pulls RT, the controller shuts off when RT falls to 1 V and recovers when it rises above 1.1 V."
},
{
"number": "6",
"name": "CS",
"type": "input",
"description": "Current-sense input that monitors the voltage across the external sense resistor for cycle-by-cycle current limiting, with a 0.88 V typ limit (0.8 V to 0.96 V) and 300 ns typ leading-edge blanking."
},
{
"number": "7",
"name": "VDD",
"type": "power_in",
"description": "Supply pin, electrically the same supply node as pin 3 and carrying the same 30 V absolute maximum rating."
},
{
"number": "8",
"name": "GATE",
"type": "output",
"description": "Gate-drive output for the external power MOSFET, rated at 13 V typ high-level output at 20 mA source, 0.3 V typ low-level output at 20 mA sink, and 110 ns rise / 40 ns fall times at 1 nF load."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The datasheet prints two pins named VDD (pins 3 and 7). Both are listed as printed; the datasheet do; Section 7.2 labels the UVLO thresholds as UVLO_OFF (15/16/17 V) and UVLO_ON (9.3/10.3/11.3 V), which; The datasheet covers both SOP8 and DIP8 packages with a single pin-definition figure and table, and "
],
"pages_sent": 13,
"cost_usd": 0.0413,
"at": "2026-10-17T19:59:42"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/c693bc1557bccb000867c5340be6f0af.pdf",
"pages": 13,
"sha256": "5871c2432d31783c",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "eg1269.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-17",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "eg1269-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "26f4044d7003b0b3cd5c727d17bd81ab9a0923acfce1a839ed8d951dd709b1c3",
"checked": "2026-10-17",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}