component

DRV8411APWPR

Public Made by Adom

by adom

Texas Instruments Stepper Motor Driver, HTSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmotor driver icsdrv8411apwprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers drv8411apwpr: viewers · Ray
drv8411apwpr-etched.glb Publish 0.1.0 · Ray
drv8411apwpr-etched.step drv8411apwpr: factory component page (tier=mfr) · Ray
drv8411apwpr-hero.glb drv8411apwpr: hero GLB from the etched model (keeps the MPN mark) · Ray
drv8411apwpr-hero.overlay.json Publish 0.1.0 · Ray
drv8411apwpr.glb Publish 0.1.0 · Ray
drv8411apwpr.kicad_mod Publish 0.1.0 · Ray
drv8411apwpr.kicad_sym Publish 0.1.0 · Ray
drv8411apwpr.lbr Publish 0.1.0 · Ray
drv8411apwpr.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray

DRV8411APWPR

Texas Instruments · Stepper Motor Driver · HTSSOP-16

DRV8411APWPR from Texas Instruments, in a HTSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF power_in External reference voltage input that sets the internal current regulation limit.
2 AOUT1 output Bridge A output 1.
3 PGNDA power_in Device power ground for full bridge A (AOUT1, AOUT2), to be connected to system ground.
4 AOUT2 output Bridge A output 2.
5 BOUT2 output Bridge B output 2.
6 PGNDB power_in Device power ground for full bridge B (BOUT1, BOUT2), to be connected to system ground.
7 BOUT1 output Bridge B output 1.
8 nFAULT output Open-drain fault indicator output, pulled low during a fault condition and requiring an external pullup resistor for open-drain operation.
9 BIN1 input H-bridge control input for full bridge B (BOUT1, BOUT2) with an internal pulldown resistor.
10 BIN2 input H-bridge control input for full bridge B (BOUT1, BOUT2) with an internal pulldown resistor.
11 BIPROPI output Analog current output proportional to load current for full bridge B (BOUT1, BOUT2).
12 VM power_in Power supply input of 1.65 V to 11 V; connect a 0.1-µF bypass capacitor to ground plus sufficient bulk capacitance rated for VM.
13 GND power_in Device ground that must be connected to system ground.
14 AIPROPI output Analog current output proportional to load current for full bridge A (AOUT1, AOUT2).
15 AIN2 input H-bridge control input for full bridge A (AOUT1, AOUT2) with an internal pulldown resistor.
16 AIN1 input H-bridge control input for full bridge A (AOUT1, AOUT2) with an internal pulldown resistor.
17 PAD passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16
Category Motor Driver ICs
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power supply pin voltage VM VM -0.5 12 V 5
Power supply transient voltage ramp VM 0 2 V/µs 5
Voltage difference between ground pins GND, PGNDA, PGNDB -0.6 0.6 V 5
Logic pin voltage AIN1, AIN2, BIN1, BIN2 -0.3 5.75 V 5
Open-drain output pin voltage nFAULT 0.3 5.75 V 5
Proportional current output pin voltage AIPROPI, BIPROPI -0.3 5.75 V VM ≥ 5.45 V 5
Proportional current output pin voltage AIPROPI, BIPROPI -0.3 V VM < 5.45 V; max = VVM + 0.3 V 5
Reference input pin voltage VREF 0.3 5.75 V 5
Ambient temperature TA -40 125 °C 5
Junction temperature TJ -40 150 °C 5
Storage temperature Tstg -65 150 °C 5
Power supply voltage VM VVM 1.65 11 V 5
Logic input voltage AIN1, AIN2, BIN1, BIN2 VIN 0 5.5 V 5
PWM frequency AIN1, AIN2, BIN1, BIN2 fPWM 0 100 kHz 5
Open drain pullup voltage nFAULT VOD 0 5.5 V 5
Open drain output current nFAULT IOD 0 5 mA 5
Peak output current OUTx IOUT 0 A max = IOCP,min 5
Current sense output current AIPROPI, BIPROPI IIPROPI 0 1 mA 5
Current limit reference voltage VREF VVREF 0 3.6 V VM ≥ 3.6 V 5
Current limit reference voltage VREF VVREF 0 V VM < 3.6 V; max = VM 5
Operating ambient temperature TA -40 125 °C 5
Operating junction temperature TJ -40 150 °C 6
VM sleep mode current IVMQ 4 40 nA VVM = 5 V, TJ = 27°C 6
VM active mode current IVM 2.3 4 mA xIN1 = 3.3 V, xIN2 = 0 V, VVM = 5 V 6
Autosleep turnoff time tAUTOSLEEP 0.7 1.5 ms Active mode to autosleep mode delay 6
Input logic low voltage VIL 0 0.4 V 6
Input logic high voltage VIH 1.45 5.5 V 6
Input logic low current IIL -1 1 µA VxINx = 0 V 6
Input logic high current IIH 20 70 µA VxINx = 5 V 6
Output logic low voltage VOL 0.3 V IOD = 5 mA 6
Output logic high current IOZ -1 1 µA VOD = 5 V 6
Current mirror total error AERR -6 6 % IOUT = 1 A, VIPROPI ≤ min(VM-1.25 V, 3.3 V), 3.3 V ≤ VVM ≤ 11 V 7
Current mirror total error AERR -9 6 % IOUT = 1 A, VIPROPI ≤ min(VM-1.25 V, 3.3 V), 1.65 V ≤ VVM ≤ 3.3 V 7
Thermal shutdown temperature TTSD 153 193 °C 7
Turnon time tWAKE 100 µs Sleep mode to active mode delay 6
Input pulldown resistance RPD 100 kΩ 6
Input logic deglitch tDEGLITCH 50 ns 6
High-side MOSFET on resistance RHS_DS(ON) 200 mΩ IOUTx = 0.2 A 6
Low-side MOSFET on resistance RLS_DS(ON) 200 mΩ IOUTx = -0.2 A 6
Body diode forward voltage VSD 1 V IOUTx = -0.5 A 6
Output rise time tRISE 100 ns VOUTx rising from 10% to 90% of VVM, VVM = 5 V 6
Output fall time tFALL 50 ns VOUTx falling from 90% to 10% of VVM, VVM = 5 V 6
Input to output propagation delay tPD 600 ns Input crosses 0.8 V to VOUTx = 0.1×VVM, IOUTx = 1 A 6
Output dead time tDEAD 400 ns 6
Current mirror scaling factor AIPROPI 200 µA/A 7
Current regulation off time tOFF 20 µs 7
Current regulation blanking time tBLANK 1.8 µs 7
Current sense delay time tDELAY 2 µs 7
Current regulation deglitch time tDEG 1 µs 7
Supply undervoltage lockout (UVLO) rising threshold VUVLO 1.6 V Supply rising 7
Supply undervoltage lockout (UVLO) falling threshold VUVLO 1.3 V Supply falling 7
Supply undervoltage deglitch time tUVLO 10 µs VVM falling to OUTx disabled 7
Overcurrent protection trip point IOCP 4 A 7
Overcurrent protection deglitch time tOCP 4.2 µs 7
Overcurrent protection retry time tRETRY 1.6 ms 7
Thermal shutdown hysteresis THYS 18 °C 7
Junction-to-ambient thermal resistance RθJA 45.1 °C/W PWP (HTSSOP) package 6
Junction-to-case (top) thermal resistance RθJC(top) 43.7 °C/W PWP (HTSSOP) package 6
Junction-to-board thermal resistance RθJB 19.9 °C/W PWP (HTSSOP) package 6
Junction-to-case (bottom) thermal resistance RθJC(bot) 4.9 °C/W PWP (HTSSOP) package 6

CAD (KiCad official)

  • Symbol: DRV8411APWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: drv8411apwpr-etched.step / drv8411apwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); drv8411apwpr.step / drv8411apwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 9b42a38051293555, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF