component
DRV8323RHRGZR
Public Made by Adomby adom
Texas Instruments Gate Drivers, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
drv8323rhrgzr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
2e91047
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424
{
"slug": "drv8323rhrgzr",
"version": "0.1.0",
"type": "component",
"description": "Texas Instruments Gate Drivers, VQFN-48-EP(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.",
"tags": [
"component",
"motor driver ics",
"drv8323rhrgzr",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"drv8323rhrgzr.kicad_sym",
"drv8323rhrgzr.kicad_mod",
"drv8323rhrgzr.glb",
"drv8323rhrgzr.step",
"drv8323rhrgzr.lbr",
"docs/hero.png",
"docs/drv8323rhrgzr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"component": {
"mpn": "DRV8323RHRGZR",
"manufacturer": "Texas Instruments",
"package": "VQFN-48-EP(7x7)",
"pin_count": 49,
"category": "Motor Driver ICs",
"subcategory": "Gate Drivers",
"datasheet": "https://www.ti.com/cn/lit/gpn/drv8323r",
"parts": {
"symbol": "drv8323rhrgzr.kicad_sym",
"footprint": "drv8323rhrgzr.kicad_mod",
"model_3d": "drv8323rhrgzr-etched.glb",
"model_3d_plain": "drv8323rhrgzr.glb",
"model_3d_step": "drv8323rhrgzr-etched.step",
"model_3d_step_plain": "drv8323rhrgzr.step",
"lbr": "drv8323rhrgzr.lbr"
},
"distributor_links": {
"lcsc": "C543035"
},
"pins": [
{
"number": "1",
"name": "FB",
"type": "input",
"description": "Buck regulator feedback input; a resistor divider from the buck inductor output sets the buck output voltage."
},
{
"number": "2",
"name": "PGND",
"type": "power_in",
"description": "Device power ground; also serves as the low-side MOSFET gate-drive return path; must be externally connected to AGND and BGND."
},
{
"number": "3",
"name": "CPL",
"type": "passive",
"description": "Charge pump negative switching node; connect an X5R or X7R, 47nF, VM-rated ceramic flying capacitor between CPH and CPL."
},
{
"number": "4",
"name": "CPH",
"type": "passive",
"description": "Charge pump positive switching node; connect an X5R or X7R, 47nF, VM-rated ceramic flying capacitor between CPH and CPL."
},
{
"number": "5",
"name": "VCP",
"type": "power_out",
"description": "Charge pump output; connect an X5R or X7R, 1µF, 25V ceramic capacitor between VCP and VM."
},
{
"number": "6",
"name": "VM",
"type": "power_in",
"description": "Gate driver power supply input; connect to the motor supply and VDRAIN; bypass with an X5R/X7R 0.1µF VM-rated capacitor and a ≥10µF VM-rated bulk capacitor to PGND."
},
{
"number": "7",
"name": "VDRAIN",
"type": "input",
"description": "High-side MOSFET drain sense input; connect to the common drain node of the high-side MOSFETs; this pin is an input to the VDS monitor."
},
{
"number": "8",
"name": "GHA",
"type": "output",
"description": "High-side gate driver output (phase A); connect to the gate of the high-side power MOSFET."
},
{
"number": "9",
"name": "SHA",
"type": "bidirectional",
"description": "High-side source pin (phase A); connects to the high-side power MOSFET source; input to the VDS monitor and sink-current output for the high-side gate driver."
},
{
"number": "10",
"name": "GLA",
"type": "output",
"description": "Low-side gate driver output (phase A); connect to the gate of the low-side power MOSFET."
},
{
"number": "11",
"name": "SPA",
"type": "input",
"description": "Low-side shunt amplifier input (phase A); VDS also monitors this as the low-side MOSFET negative input; connects to the low-side MOSFET source and the high side of the current-shunt resistor; connect to SNA if the CSA is unused."
},
{
"number": "12",
"name": "SNA",
"type": "input",
"description": "Current sense amplifier input (phase A); connects to the low side of the current sense resistor; connect to PGND if the CSA is unused."
},
{
"number": "13",
"name": "SNB",
"type": "input",
"description": "Current sense amplifier input (phase B); connects to the low side of the current sense resistor; connect to PGND if the CSA is unused."
},
{
"number": "14",
"name": "SPB",
"type": "input",
"description": "Low-side shunt amplifier input (phase B); VDS also monitors this as the low-side MOSFET negative input; connects to the low-side MOSFET source and the high side of the current-shunt resistor; connect to SNB if the CSA is unused."
},
{
"number": "15",
"name": "GLB",
"type": "output",
"description": "Low-side gate driver output (phase B); connect to the gate of the low-side power MOSFET."
},
{
"number": "16",
"name": "SHB",
"type": "bidirectional",
"description": "High-side source pin (phase B); connects to the high-side power MOSFET source; input to the VDS monitor and sink-current output for the high-side gate driver."
},
{
"number": "17",
"name": "GHB",
"type": "output",
"description": "High-side gate driver output (phase B); connect to the gate of the high-side power MOSFET."
},
{
"number": "18",
"name": "GHC",
"type": "output",
"description": "High-side gate driver output (phase C); connect to the gate of the high-side power MOSFET."
},
{
"number": "19",
"name": "SHC",
"type": "bidirectional",
"description": "High-side source pin (phase C); connects to the high-side power MOSFET source; input to the VDS monitor and sink-current output for the high-side gate driver."
},
{
"number": "20",
"name": "GLC",
"type": "output",
"description": "Low-side gate driver output (phase C); connect to the gate of the low-side power MOSFET."
},
{
"number": "21",
"name": "SPC",
"type": "input",
"description": "Low-side shunt amplifier input (phase C); VDS also monitors this as the low-side MOSFET negative input; connects to the low-side MOSFET source and the high side of the current-shunt resistor; connect to SNC if the CSA is unused."
},
{
"number": "22",
"name": "SNC",
"type": "input",
"description": "Current sense amplifier input (phase C); connects to the low side of the current sense resistor; connect to PGND if the CSA is unused."
},
{
"number": "23",
"name": "SOC",
"type": "output",
"description": "Current sense amplifier output (phase C); leave this pin unconnected if the CSA is unused."
},
{
"number": "24",
"name": "SOB",
"type": "output",
"description": "Current sense amplifier output (phase B); leave this pin unconnected if the CSA is unused."
},
{
"number": "25",
"name": "SOA",
"type": "output",
"description": "Current sense amplifier output (phase A); leave this pin unconnected if the CSA is unused."
},
{
"number": "26",
"name": "VREF",
"type": "power_in",
"description": "Current sense amplifier power input and reference; connect an X5R or X7R, 0.1µF, 6.3V ceramic capacitor between VREF and AGND."
},
{
"number": "27",
"name": "DGND",
"type": "power_in",
"description": "Device ground; connect to system ground."
},
{
"number": "28",
"name": "nFAULT",
"type": "output",
"description": "Fault indicator output; this open-drain pin is driven to logic low during a fault event and requires an external pull-up resistor."
},
{
"number": "29",
"name": "MODE",
"type": "input",
"description": "PWM input mode setting; 4-level input pin set by an external resistor (hardware interface device)."
},
{
"number": "30",
"name": "IDRIVE",
"type": "input",
"description": "Gate drive output current setting; 7-level input pin set by an external resistor (hardware interface device)."
},
{
"number": "31",
"name": "VDS",
"type": "input",
"description": "VDS monitor trip-point setting; 7-level input pin set by an external resistor (hardware interface device)."
},
{
"number": "32",
"name": "GAIN",
"type": "input",
"description": "Amplifier gain setting; 4-level input pin set by an external resistor (hardware interface device)."
},
{
"number": "33",
"name": "ENABLE",
"type": "input",
"description": "Gate driver enable; a logic low places the device into low-power sleep mode; an 8µs to 40µs low pulse can reset a fault condition without entering sleep mode."
},
{
"number": "34",
"name": "CAL",
"type": "input",
"description": "Amplifier calibration input; set to logic high to internally short the amplifier inputs and perform automatic offset voltage calibration."
},
{
"number": "35",
"name": "AGND",
"type": "power_in",
"description": "Device analog ground; connect to system ground; AGND must be externally connected to BGND and PGND."
},
{
"number": "36",
"name": "DVDD",
"type": "power_out",
"description": "3.3V internal regulator output; connect an X5R or X7R, 1µF, 6.3V ceramic capacitor between DVDD and AGND; the regulator can source up to 30mA externally."
},
{
"number": "37",
"name": "INHA",
"type": "input",
"description": "High-side gate driver control input (phase A); in 6x PWM mode this pin controls the high-side gate driver output."
},
{
"number": "38",
"name": "INLA",
"type": "input",
"description": "Low-side gate driver control input (phase A); in 6x PWM mode this pin controls the low-side gate driver output."
},
{
"number": "39",
"name": "INHB",
"type": "input",
"description": "High-side gate driver control input (phase B); in 6x PWM mode this pin controls the high-side gate driver output."
},
{
"number": "40",
"name": "INLB",
"type": "input",
"description": "Low-side gate driver control input (phase B); in 6x PWM mode this pin controls the low-side gate driver output."
},
{
"number": "41",
"name": "INHC",
"type": "input",
"description": "High-side gate driver control input (phase C); in 6x PWM mode this pin controls the high-side gate driver output."
},
{
"number": "42",
"name": "INLC",
"type": "input",
"description": "Low-side gate driver control input (phase C); in 6x PWM mode this pin controls the low-side gate driver output."
},
{
"number": "43",
"name": "BGND",
"type": "power_in",
"description": "Buck regulator ground; connect to system ground; BGND must be externally connected to AGND and PGND."
},
{
"number": "44",
"name": "CB",
"type": "passive",
"description": "Buck regulator bootstrap input; connect an X5R or X7R, 0.1µF, 16V capacitor between CB and SW."
},
{
"number": "45",
"name": "SW",
"type": "output",
"description": "Buck regulator switch node; connect this pin to the inductor, diode, and the CB bootstrap capacitor."
},
{
"number": "46",
"name": "NC",
"type": "unconnected",
"description": "No internal connection; this pin may be left floating or connected to system ground."
},
{
"number": "47",
"name": "VIN",
"type": "power_in",
"description": "Buck regulator power supply input; place an X5R or X7R, VM-rated ceramic capacitor between VIN and BGND."
},
{
"number": "48",
"name": "nSHDN",
"type": "input",
"description": "Buck shutdown input; a high-voltage tolerant enable/disable pin with an internal pull-up current source; pull below 1.25V to disable, float to enable; two resistor dividers can be used to establish an input UVLO."
},
{
"number": "49",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.2",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.2",
"primary_model": "claude-haiku-4-5-20251001",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN DRV8323RHRGZR contains 'RH' suffix indicating hardware interface variant, but datasheet cont",
"exposed pad 49 added from the footprint"
],
"pages_sent": 95,
"cost_usd": 1.1012,
"at": "2026-09-23T05:10:44"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/drv8323r",
"pages": 95,
"sha256": "98e62c0c61f99755",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 49,
"described": 49,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "drv8323rhrgzr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.0,
7.0,
0.77
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "drv8323rhrgzr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.0,
7.0,
0.77
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3ee61329e5becd30280df8cf2f4e74985b4097255238bbe0806c3bbe5aa5e2e3",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}