component
DP83TC811SWRNDRQ1
Public Made by Adomby adom
Texas Instruments Ethernet Transceivers, UQFN-36-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401
{
"schema_version": 1,
"type": "component",
"slug": "dp83tc811swrndrq1",
"title": "DP83TC811SWRNDRQ1",
"brief": "Texas Instruments Ethernet Transceivers, UQFN-36-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"interface",
"dp83tc811swrndrq1",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "DP83TC811SWRNDRQ1",
"manufacturer": "Texas Instruments",
"package": "UQFN-36-EP(6x6)",
"pin_count": 37,
"category": "Interface",
"subcategory": "Ethernet Transceivers",
"datasheet": "https://www.ti.com/cn/lit/gpn/dp83tc811s-q1",
"parts": {
"symbol": "dp83tc811swrndrq1.kicad_sym",
"footprint": "dp83tc811swrndrq1.kicad_mod",
"model_3d": "dp83tc811swrndrq1-hero.glb",
"model_3d_plain": "dp83tc811swrndrq1.glb",
"model_3d_step": "dp83tc811swrndrq1-etched.step",
"model_3d_step_plain": "dp83tc811swrndrq1.step",
"lbr": "dp83tc811swrndrq1.lbr"
},
"distributor_links": {
"lcsc": "C1848117",
"digikey": "296-DP83TC811SWRNDRQ1TR-ND",
"mouser": "595-DP83TC811SWRNDRQ"
},
"distributor_check": {
"checked_at": "2026-10-08T01:59:15Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "296-DP83TC811SWRNDRQ1TR-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "595-DP83TC811SWRNDRQ",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "MDC",
"type": "input",
"description": "Management Data Clock, synchronous to MDIO; maximum clock rate 25 MHz with no minimum clock rate, and may be asynchronous to the MAC clocks."
},
{
"number": "2",
"name": "INT_N",
"type": "output",
"description": "Active-LOW interrupt output with a weak internal pullup, asserted LOW on an interrupt condition and cleared through register access; can be configured as active-HIGH via INT_TEST register."
},
{
"number": "3",
"name": "RESET_N",
"type": "input",
"description": "Active-LOW reset input with internal pullup; asserting LOW for at least 1 µs forces a device reset, and all bootstrap pins are resampled on deassertion."
},
{
"number": "4",
"name": "XO",
"type": "output",
"description": "Crystal-only reference clock output; leave floating when a CMOS-level oscillator drives XI."
},
{
"number": "5",
"name": "XI",
"type": "input",
"description": "Reference clock input for a 25-MHz crystal or CMOS oscillator (MII/RGMII/SGMII), or 50-MHz oscillator in RMII Slave mode or 25-MHz in RMII Master mode; this is a fail-safe pin that prevents back-driving when the PHY is unpowered."
},
{
"number": "6",
"name": "LED_1 / GPIO_1",
"type": "bidirectional",
"description": "LED_1 indicates link status and blinks for TX/RX activity; the pin is also a strap pin that must only be set for bootstrap MODE 1 or MODE 4."
},
{
"number": "7",
"name": "EN",
"type": "input",
"description": "Active-HIGH enable with internal pulldown; pulling it LOW disables the device and powers down all internal blocks, and it can be tied directly to VDDIO to enable the device."
},
{
"number": "8",
"name": "WAKE",
"type": "input",
"description": "Active-HIGH input with internal pulldown that wakes the PHY from SLEEP; asserting it HIGH at power-up prevents the PHY from entering SLEEP, and it can be tied directly to VDDIO."
},
{
"number": "9",
"name": "DNC",
"type": "unconnected",
"description": "Do not connect; leave floating."
},
{
"number": "10",
"name": "INH",
"type": "output",
"description": "Active-HIGH output asserted HIGH when the PHY is in SLEEP or DISABLED and LOW in all other states."
},
{
"number": "11",
"name": "VDDA",
"type": "power_in",
"description": "Core supply at 3.3 V; use 10-nF, 100-nF, 1-µF and 10-µF ceramic decoupling capacitors, with an optional ferrite bead."
},
{
"number": "12",
"name": "TRD_P",
"type": "bidirectional",
"description": "Positive leg of the differential transmit/receive pair for 100BASE-T1 operation (IEEE 802.3bw compliant); rated for ±8-kV IEC61000-4-2 contact discharge per the ESD classification."
},
{
"number": "13",
"name": "TRD_M",
"type": "bidirectional",
"description": "Negative leg of the differential transmit/receive pair for 100BASE-T1 operation (IEEE 802.3bw compliant); rated for ±8-kV IEC61000-4-2 contact discharge per the ESD classification."
},
{
"number": "14",
"name": "RX_ER",
"type": "bidirectional",
"description": "Receive error output with internal pulldown in MII and RMII modes, asserted on a receive error symbol; unused in RGMII and SGMII modes and sampled as a bootstrap pin at reset."
},
{
"number": "15",
"name": "RX_DV / CRS_DV / RX_CTRL",
"type": "bidirectional",
"description": "Receive data valid in MII, carrier sense/data valid in RMII, and RGMII receive control output with internal pulldown; sampled as a bootstrap pin at reset."
},
{
"number": "16",
"name": "CLKOUT / GPIO_2",
"type": "bidirectional",
"description": "Configurable I/O that outputs a 25-MHz reference clock as CLKOUT or serves as GPIO_2 through register configuration."
},
{
"number": "17",
"name": "TCK",
"type": "input",
"description": "JTAG test clock with internal pullup, the primary clock for all test logic; may be left unconnected if not used."
},
{
"number": "18",
"name": "TDO",
"type": "output",
"description": "JTAG test data output on which test results are scanned out; may be left unconnected if not used."
},
{
"number": "19",
"name": "TMS",
"type": "input",
"description": "JTAG test mode select with internal pullup that sequences the 16-state Tap Controller; TI recommends three clock cycles with TMS HIGH to reset JTAG, and it may be left unconnected if not used."
},
{
"number": "20",
"name": "TDI",
"type": "input",
"description": "JTAG test data input with internal pullup into which test data is scanned; may be left unconnected if not used."
},
{
"number": "21",
"name": "DNC",
"type": "unconnected",
"description": "Do not connect; leave floating."
},
{
"number": "22",
"name": "VDDIO",
"type": "power_in",
"description": "I/O supply configurable at 1.8 V, 2.5 V or 3.3 V; use 10-nF, 100-nF, 1-µF and 10-µF ceramic decoupling capacitors, with an optional ferrite bead."
},
{
"number": "23",
"name": "RX_D3 / RX_M",
"type": "bidirectional",
"description": "RX_D3 is an MII/RGMII receive data bit (not used in RMII except as the 50-MHz RMII reference output in RMII Master mode), and RX_M is the negative SGMII differential data output; strap pin, must be strapped to MODE 1."
},
{
"number": "24",
"name": "RX_D2 / RX_P",
"type": "bidirectional",
"description": "RX_D2 is an MII/RGMII receive data bit (not used in RMII), and RX_P is the positive SGMII differential data output synchronous to the SGMII clock; strap pin with internal pulldown."
},
{
"number": "25",
"name": "RX_D1 / RXCLK_M",
"type": "bidirectional",
"description": "RX_D1 is a receive data bit used in MII, RGMII and RMII modes, and RXCLK_M is the negative SGMII 625-MHz differential clock output in 6-wire SGMII mode; strap pin with internal pulldown."
},
{
"number": "26",
"name": "RX_D0 / RXCLK_P",
"type": "bidirectional",
"description": "RX_D0 is a receive data bit used in MII, RGMII and RMII modes, and RXCLK_P is the positive SGMII 625-MHz differential clock output in 6-wire SGMII mode; strap pin with internal pulldown."
},
{
"number": "27",
"name": "RX_CLK",
"type": "output",
"description": "Receive clock providing a 25-MHz reference in MII and RGMII modes; unused in RMII and SGMII modes."
},
{
"number": "28",
"name": "TX_CLK",
"type": "bidirectional",
"description": "In MII mode a 25-MHz output with constant phase to the reference clock; in RGMII mode a 25-MHz input from the MAC, with internal pulldown; unused in RMII and SGMII modes."
},
{
"number": "29",
"name": "TX_EN / TX_CTRL",
"type": "input",
"description": "Transmit enable input with internal pulldown, presented before the rising edge of the transmit clock in MII and RMII, and a combined transmit control signal in RGMII; unused in SGMII mode."
},
{
"number": "30",
"name": "TX_D3",
"type": "input",
"description": "Transmit data bit with internal pulldown, received from the MAC before the rising edge of TX_CLK in MII and RGMII; not used in RMII mode."
},
{
"number": "31",
"name": "TX_D2",
"type": "input",
"description": "Transmit data bit with internal pulldown, received from the MAC before the rising edge of TX_CLK in MII and RGMII; not used in RMII mode."
},
{
"number": "32",
"name": "TX_D1 / TX_P",
"type": "input",
"description": "Transmit data bit with internal pulldown used in MII, RGMII and RMII modes, and TX_P is the positive SGMII differential data input from the MAC."
},
{
"number": "33",
"name": "TX_D0 / TX_M",
"type": "input",
"description": "Transmit data bit with internal pulldown used in MII, RGMII and RMII modes, and TX_M is the negative SGMII differential data input from the MAC."
},
{
"number": "34",
"name": "TX_ER",
"type": "input",
"description": "Transmit error input with internal pulldown that indicates a transmit error symbol in MII mode, received before the rising edge of TX_CLK; unused in RMII, RGMII and SGMII modes."
},
{
"number": "35",
"name": "LED_0 / GPIO_0",
"type": "bidirectional",
"description": "LED_0 indicates link status and is also a strap pin with internal pulldown that must only be set for bootstrap MODE 1 or MODE 4."
},
{
"number": "36",
"name": "MDIO",
"type": "bidirectional",
"description": "Open-drain management data input/output that requires a pullup resistor, recommended between 2.2 kΩ and 9 kΩ."
},
{
"number": "37",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Package name mismatch: the requested package is 'UQFN-36-EP(6x6)', but the datasheet and the MPN's p; The top-view pin map on page 3 is garbled in the text extraction, so pin numbers were taken from the; The exposed die pad (DAP) is a ground pad with no printed pin number; it is listed as 'DAP' rather t",
"exposed pad 37 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint",
"1/37 pins cited to the wrong page (name found elsewhere): ['2:INT_N@p6']"
],
"pages_sent": 15,
"cost_usd": 0.11,
"at": "2026-10-08T01:58:55"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/dp83tc811s-q1",
"pages": 136,
"sha256": "178301b957815077",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 37,
"described": 37,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "dp83tc811swrndrq1.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
6,
0.77
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6212c4fd2463ccb7c6ae2c35f5e24c80884153fcaeaf8e86549c0e49087bc8bb",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "dp83tc811swrndrq1-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
6,
0.77
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "b7394fe0bd1956e037ef5ec92a2b3e2a3c4add1d7d5840eae171b513bd3e9940",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "UQFN-36-EP(6x6)",
"Category": "Interface",
"Pins": "37"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"dp83tc811swrndrq1"
],
"discovery_pitch": "DP83TC811SWRNDRQ1 (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"dp83tc811swrndrq1.kicad_sym",
"dp83tc811swrndrq1.kicad_mod",
"dp83tc811swrndrq1.glb",
"dp83tc811swrndrq1.step",
"dp83tc811swrndrq1.lbr",
"docs/hero.png",
"docs/dp83tc811swrndrq1-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"dp83tc811swrndrq1-hero.glb",
"dp83tc811swrndrq1-hero.overlay.json"
],
"visibility": {
"public": true
}
}