component

DMN61D8LVTQ-7

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, TSOT-26. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmn61d8lvtq-7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers dmn61d8lvtq-7: viewers · Ray 11d ago
dmn61d8lvtq-7-etched.glb Publish 0.1.0 · Ray 11d ago
dmn61d8lvtq-7-etched.step dmn61d8lvtq-7: factory component page (tier=mfr) · Ray 11d ago
dmn61d8lvtq-7-hero.glb dmn61d8lvtq-7: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
dmn61d8lvtq-7-hero.overlay.json Publish 0.1.0 · Ray 11d ago
dmn61d8lvtq-7.glb Publish 0.1.0 · Ray 11d ago
dmn61d8lvtq-7.kicad_mod Publish 0.1.0 · Ray 11d ago
dmn61d8lvtq-7.kicad_sym Publish 0.1.0 · Ray 11d ago
dmn61d8lvtq-7.lbr Publish 0.1.0 · Ray 11d ago
dmn61d8lvtq-7.step Publish 0.1.0 · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago

DMN61D8LVTQ-7

Diodes Incorporated · MOSFETs · TSOT-26

DMN61D8LVTQ-7 from Diodes Incorporated, in a TSOT-26. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of channel 1 MOSFET, connected to the 100 ohm gate-protection network and the ESD-protected gate structure in the equivalent circuit.
2 G1 input ESD-protected logic-level gate input of channel 1 with an internal 10 kohm series resistor and 100 kohm gate-to-source resistor, rated VGSS ±12 V.
3 D2 passive Drain of channel 2 MOSFET with internal active clamp for inductive loads, rated VDSS 60 V and ID 630 mA at TA = +25°C.
4 S2 passive Source of channel 2 MOSFET, returned to ground as the low-side switch reference.
5 G2 input ESD-protected logic-level gate input of channel 2 with an internal 10 kohm series resistor and 100 kohm gate-to-source resistor, rated VGSS ±12 V.
6 D1 passive Drain of channel 1 MOSFET with internal active clamp for inductive loads, rated VDSS 60 V and ID 630 mA at TA = +25°C.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package TSOT-26
Category Transistors/Thyristors
Pins 6

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin • Terminals Connections: See Diagram • Terminals: Finish, Matte Tin Annealed over Copper Leadframe; 1

CAD (KiCad official)

  • Symbol: DMN61D8LVTQ-7
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-26 (KiCad packages3D, STEP)
  • 3D model files: dmn61d8lvtq-7-etched.step / dmn61d8lvtq-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmn61d8lvtq-7.step / dmn61d8lvtq-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (7 pp, sha256 d00a8496d1ba3adc, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF