component
DG211BDY-T1-E3
Public Made by Adomby adom
Vishay Analog Switches, Multiplexers, SOIC-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
dg211bdy-t1-e3: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
ce2e11c
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283
{
"schema_version": 1,
"type": "component",
"slug": "dg211bdy-t1-e3",
"title": "DG211BDY-T1-E3",
"brief": "Vishay Analog Switches, Multiplexers, SOIC-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"interface",
"dg211bdy-t1-e3"
],
"component": {
"mpn": "DG211BDY-T1-E3",
"manufacturer": "Vishay",
"package": "SOIC-16",
"pin_count": 16,
"category": "Interface",
"subcategory": "Analog Switches, Multiplexers",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/621e41567f48431dad4ab308c5ee9521.pdf",
"parts": {
"symbol": "dg211bdy-t1-e3.kicad_sym",
"footprint": "dg211bdy-t1-e3.kicad_mod",
"model_3d": "dg211bdy-t1-e3-etched.glb",
"model_3d_plain": "dg211bdy-t1-e3.glb",
"model_3d_step": "dg211bdy-t1-e3-etched.step",
"model_3d_step_plain": "dg211bdy-t1-e3.step",
"lbr": "dg211bdy-t1-e3.lbr"
},
"distributor_links": {
"lcsc": "C143040"
},
"pins": [
{
"number": "1",
"name": "IN1",
"type": "input",
"description": "Digital control input for switch 1. TTL/CMOS compatible; VINH ≥ 2.4 V (logic 1) opens the switch on DG211B, VINL ≤ 0.8 V (logic 0) closes it. Input current ±1 µA max, input capacitance ~5 pF."
},
{
"number": "2",
"name": "D1",
"type": "passive",
"description": "Drain terminal of analog switch 1. Bidirectional analog signal terminal; connects to source S1 when switch is ON. Signal range ±15 V typical (V+ = +15 V, V- = -15 V); RDS(on) ~45 Ω typ."
},
{
"number": "3",
"name": "S1",
"type": "passive",
"description": "Source terminal of analog switch 1. Bidirectional analog signal terminal paired with D1. Continuous current rating 30 mA; signals exceeding V+ or V- are clamped by internal diodes."
},
{
"number": "4",
"name": "V-",
"type": "power_in",
"description": "Negative analog supply rail. Typical -15 V for dual-supply operation; supports down to -22 V absolute max. Sets the negative limit of the analog signal range."
},
{
"number": "5",
"name": "GND",
"type": "power_in",
"description": "Ground reference for digital logic and single-supply operation. Referenced to V+ up to 25 V max. In single-supply mode V- is tied to GND."
},
{
"number": "6",
"name": "S4",
"type": "passive",
"description": "Source terminal of analog switch 4. Bidirectional analog signal terminal paired with D4."
},
{
"number": "7",
"name": "D4",
"type": "passive",
"description": "Drain terminal of analog switch 4. Bidirectional analog signal terminal; connects to S4 when switch is ON."
},
{
"number": "8",
"name": "IN4",
"type": "input",
"description": "Digital control input for switch 4. TTL/CMOS compatible logic-level input; controls D4-S4 channel per truth table (logic 1 opens on DG211B)."
},
{
"number": "9",
"name": "IN3",
"type": "input",
"description": "Digital control input for switch 3. TTL/CMOS compatible; controls D3-S3 channel per truth table."
},
{
"number": "10",
"name": "D3",
"type": "passive",
"description": "Drain terminal of analog switch 3. Bidirectional analog signal terminal paired with S3."
},
{
"number": "11",
"name": "S3",
"type": "passive",
"description": "Source terminal of analog switch 3. Bidirectional analog signal terminal paired with D3."
},
{
"number": "12",
"name": "VL",
"type": "power_in",
"description": "Logic supply rail for digital inputs. Typically +5 V; sets the reference level for the TTL/CMOS input thresholds (VINH ≥ 2.4 V, VINL ≤ 0.8 V). Logic supply current IL ~10 µA typical."
},
{
"number": "13",
"name": "V+",
"type": "power_in",
"description": "Positive analog supply rail. Typical +15 V for dual-supply operation; supports up to +22 V absolute max. Sets the positive limit of the analog signal range."
},
{
"number": "14",
"name": "S2",
"type": "passive",
"description": "Source terminal of analog switch 2. Bidirectional analog signal terminal paired with D2."
},
{
"number": "15",
"name": "D2",
"type": "passive",
"description": "Drain terminal of analog switch 2. Bidirectional analog signal terminal paired with S2."
},
{
"number": "16",
"name": "IN2",
"type": "input",
"description": "Digital control input for switch 2. TTL/CMOS compatible; controls D2-S2 channel per truth table."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/621e41567f48431dad4ab308c5ee9521.pdf",
"pages": 14,
"sha256": "d32f2a163665a3fd",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-4.445
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-16_3.9x9.9mm_P1.27mm@sha256:f9b5075740f7816c",
"mark": "drawn"
},
"models_3d": [
{
"file": "dg211bdy-t1-e3.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "dg211bdy-t1-e3-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "5690bcb06048dd2cda99fbbaea874dfe7535075d4501d5ba8fe9e6096dfa8237",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Vishay",
"Package": "SOIC-16",
"Category": "Interface",
"Pins": "16"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"dg211bdy-t1-e3"
],
"discovery_pitch": "DG211BDY-T1-E3 (Vishay) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"dg211bdy-t1-e3.kicad_sym",
"dg211bdy-t1-e3.kicad_mod",
"dg211bdy-t1-e3.glb",
"dg211bdy-t1-e3.step",
"dg211bdy-t1-e3-etched.step",
"dg211bdy-t1-e3.lbr",
"docs/hero.png",
"docs/dg211bdy-t1-e3-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "DG211BDY-T1-E3",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DY-E3",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DJ",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DJ-E3",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DQ",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DQ-T1",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DQ-E3",
"kind": "packaging"
},
{
"mpn": "DG211BDY-T1-E3DQ-T1-E3",
"kind": "packaging"
}
],
"updated_at": "2026-09-24T19:43:33.924Z"
}