component

DAC7731EB

Public Made by Adom

by adom

Texas Instruments Digital To Analog Converters (DACs), SSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversiondac7731ebfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 27d ago
viewers dac7731eb: viewers · Ray 27d ago
dac7731eb-etched.glb dac7731eb: factory component page (tier=lcsc) · Ray 27d ago
dac7731eb-etched.step dac7731eb: factory component page (tier=lcsc) · Ray 27d ago
dac7731eb-hero.glb dac7731eb: hero GLB from the etched model (keeps the MPN mark) · Ray 27d ago
dac7731eb-hero.overlay.json Publish 0.1.0 · Ray 27d ago
dac7731eb.glb Publish 0.1.0 · Ray 27d ago
dac7731eb.kicad_mod Publish 0.1.0 · Ray 27d ago
dac7731eb.kicad_sym Publish 0.1.0 · Ray 27d ago
dac7731eb.lbr Publish 0.1.0 · Ray 27d ago
dac7731eb.step Publish 0.1.0 · Ray 27d ago
package.json Publish 0.1.0 · Ray 27d ago
page.json Set visibility: public · Ray 27d ago
README.md Publish 0.1.0 · Ray 27d ago

DAC7731EB

Texas Instruments · Digital To Analog Converters (DACs) · SSOP-24

DAC7731EB from Texas Instruments, in a SSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Positive analog power supply; the electrical characteristics specify VCC from +11.4V to +15.75V.
2 REFOUT power_out Internal reference output providing +10V when the internal reference is enabled (REFEN LOW); high impedance when REFEN is HIGH.
3 REFIN input Reference input to the on-chip buffer; with the internal reference it is tied to REFOUT, and with an external reference it must be between 4.75V (or VSS + 14V, whichever is greater) and VCC - 1.4V.
4 REFADJ input Internal reference trim that acts as a gain adjustment input when the internal reference is used; the absolute maximum applied voltage is VCC.
5 VREF power_in Buffered output from REFIN that can drive external devices and internally drives the DAC circuitry; output current is specified as -2 mA to +2 mA.
6 ROFFSET passive Offsetting resistor connection used in the output amplifier network to configure the DAC output range.
7 AGND power_in Analog ground; the datasheet recommends connecting it directly to an analog ground plane separate from DGND until the power-entry point.
8 RFB2 passive Feedback resistor 2, used together with RFB1 and ROFFSET to configure the DAC output range (unipolar 0V to +10V, ±5V, or ±10V).
9 RFB1 passive Feedback resistor 1, used together with RFB2 and ROFFSET to configure the DAC output range.
10 SJ passive Summing junction of the output amplifier, connected through the feedback network to set the output voltage range.
11 VOUT output DAC voltage output; output current is specified as ±5 mA and maximum load capacitance as 200 pF.
12 VDD power_in Digital power supply; the electrical characteristics specify VDD from +4.75V to +5.25V.
13 DGND power_in Digital ground, to be kept separate from AGND and connected at the system power-entry point.
14 TEST passive Reserved pin that must be connected to DGND.
15 NC unconnected No internal connection.
16 RST input Asynchronous active-LOW reset (Schmitt-triggered) that sets the input and DAC registers to mid-scale or min-scale according to RSTSEL.
17 LDAC input DAC register load control (Schmitt-triggered), rising-edge triggered, that transfers data from the input register to the DAC register.
18 SDI input Serial data input (Schmitt-triggered), latched into the input register on the rising edge of SCLK.
19 SDO output Serial data output, delayed by 16 SCLK clock cycles, for daisy-chaining multiple DAC7731s.
20 CS input Chip select, active LOW (Schmitt-triggered input); CS rising edge should occur only when SCLK is HIGH to avoid an extra shift.
21 SCLK input Serial clock input (Schmitt-triggered); data is latched into the input register on its rising edge.
22 RSTSEL input Reset select that determines the action of RST: HIGH resets the DAC register to mid-scale, LOW resets it to min-scale.
23 REFEN input Enables the internal +10V reference (REFOUT) when LOW; when HIGH the internal reference is disabled and REFOUT is high impedance.
24 VSS power_in Negative analog power supply; must be in the range -4.75V to -15.75V for unipolar operation and -11.4V to -15.75V for bipolar operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-24
Category ADC/DAC/Data Conversion
Pins 24

CAD (KiCad official)

  • Symbol: DAC7731EB
  • Footprint: Package_SO:SSOP-24_5.3x8.2mm_P0.65mm
  • 3D model: SSOP-24 (KiCad packages3D, STEP)
  • 3D model files: dac7731eb-etched.step / dac7731eb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac7731eb.step / dac7731eb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 031c070247652ea7, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF