main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs dac084s085cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers dac084s085cimm: viewers · Ray
dac084s085cimm-etched.fit.json dac084s085cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac084s085cimm-etched.glb dac084s085cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac084s085cimm-etched.step dac084s085cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dac084s085cimm.glb Publish 0.1.0 · Ray
dac084s085cimm.kicad_mod Publish 0.1.0 · Ray
dac084s085cimm.kicad_sym Publish 0.1.0 · Ray
dac084s085cimm.lbr Publish 0.1.0 · Ray
dac084s085cimm.step Publish 0.1.0 · Ray
package.json dac084s085cimm: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
page.json dac084s085cimm: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md Initial commit: component/dac084s085cimm · Ray

DAC084S085CIMM

Texas Instruments · Digital To Analog Converters (DAC) · MSOP-10

DAC084S085CIMM from Texas Instruments, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VA power_in Supply power input (2.7 V to 5.5 V) decoupled to GND.
2 VOUTA output Channel A analog output voltage (0 V to VREFIN).
3 VOUTB output Channel B analog output voltage (0 V to VREFIN).
4 VOUTC output Channel C analog output voltage (0 V to VREFIN).
5 VOUTD output Channel D analog output voltage (0 V to VREFIN).
6 GND power_in Ground reference for all on-chip circuitry.
7 VREFIN input Unbuffered reference voltage input (1 V to VA) shared by all channels, decoupled to GND.
8 DIN input Serial data input clocked into 16-bit shift register on SCLK falling edges after SYNC falls.
9 SYNC input Frame synchronization input (active low); rising edge before 16th SCLK edge aborts write sequence.
10 SCLK input Serial clock input (up to 40 MHz) clocking data into shift register on falling edges.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10
Category Data Acquisition
Pins 10

CAD (KiCad official)

  • Symbol: DAC084S085CIMM
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: dac084s085cimm-etched.step / dac084s085cimm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac084s085cimm.step / dac084s085cimm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 d8a6f369a6e88b8e, retrieved 2026-09-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF