component
CSD15571Q2
Public Made by Adomby adom
Texas Instruments MOSFETs, WSON-6(2x2). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownCSD15571Q2
Texas Instruments · MOSFETs · WSON-6(2x2)
CSD15571Q2 from Texas Instruments, in a WSON-6(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | D | passive | Drain terminal of the N-channel power MOSFET; rated for a maximum drain-to-source voltage (BVDSS) of 20 V and continuous drain current up to 10 A (22 A package-limited), internally common with the other four drain pins. |
| 2 | D | passive | Drain terminal of the N-channel power MOSFET; rated for a maximum drain-to-source voltage (BVDSS) of 20 V and continuous drain current up to 10 A (22 A package-limited), internally common with the other four drain pins. |
| 3 | D | passive | Drain terminal of the N-channel power MOSFET; rated for a maximum drain-to-source voltage (BVDSS) of 20 V and continuous drain current up to 10 A (22 A package-limited), internally common with the other four drain pins. |
| 4 | D | passive | Drain terminal of the N-channel power MOSFET; rated for a maximum drain-to-source voltage (BVDSS) of 20 V and continuous drain current up to 10 A (22 A package-limited), internally common with the other four drain pins. |
| 5 | D | passive | Drain terminal of the N-channel power MOSFET; rated for a maximum drain-to-source voltage (BVDSS) of 20 V and continuous drain current up to 10 A (22 A package-limited), internally common with the other four drain pins. |
| 6 | G | input | Gate control terminal; maximum gate-to-source voltage is ±20 V, with gate-to-source threshold voltage VGS(th) specified 1.10 V to 1.90 V (typical 1.45 V) at VDS=VGS, IDS=250 µA. |
| 7 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6(2x2) |
| Category | Transistors/Thyristors |
| Pins | 7 |
CAD (KiCad official)
- Symbol:
CSD15571Q2 - Footprint:
Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm - 3D model: WSON-6(2x2) (KiCad packages3D, STEP)
- 3D model files:
csd15571q2-etched.step/csd15571q2-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);csd15571q2.step/csd15571q2.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (10 pp, sha256
a6f518d13e6c9d3b, retrieved 2026-09-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).