component
CS3818EO
Public Made by Adomby adom
CRMICRO Audio Amplifiers, HTSSOP-28. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297
{
"slug": "cs3818eo",
"version": "0.1.0",
"type": "component",
"description": "CRMICRO Audio Amplifiers, HTSSOP-28. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"amplifiers-comparators",
"cs3818eo",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cs3818eo.kicad_sym",
"cs3818eo.kicad_mod",
"cs3818eo.glb",
"cs3818eo.step",
"cs3818eo.lbr",
"docs/hero.png",
"docs/cs3818eo-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cs3818eo-hero.glb",
"cs3818eo-hero.overlay.json",
"cs3818eo-etched.glb"
],
"component": {
"mpn": "CS3818EO",
"manufacturer": "CRMICRO",
"package": "HTSSOP-28",
"pin_count": 28,
"category": "Amplifiers/Comparators",
"subcategory": "Audio Amplifiers",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602846025468436480",
"parts": {
"symbol": "cs3818eo.kicad_sym",
"footprint": "cs3818eo.kicad_mod",
"model_3d": "cs3818eo-hero.glb",
"model_3d_plain": "cs3818eo-etched.glb",
"model_3d_step": "cs3818eo-etched.step",
"model_3d_step_plain": "cs3818eo.step",
"lbr": "cs3818eo.lbr"
},
"distributor_links": {
"lcsc": "C7421630"
},
"distributor_check": {
"checked_at": "2026-10-21T22:48:34Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "/SD",
"type": "input",
"description": "Standby logic input with TTL levels up to AVCC; it must be held high during normal operation, pulling it low shuts the outputs off, and it must not be left floating."
},
{
"number": "2",
"name": "/FAULT",
"type": "output",
"description": "Open-drain fault output that goes low on a short-circuit or DC-detect fault and is pulled up toward AVCC (VOL max 0.8 V with 100 kΩ pull-up at VCC=18 V); tying it to /SD gives automatic recovery, otherwise the fault latches until PVCC is reset."
},
{
"number": "3",
"name": "LINP",
"type": "input",
"description": "Left-channel positive audio input."
},
{
"number": "4",
"name": "LINN",
"type": "input",
"description": "Left-channel negative audio input."
},
{
"number": "5",
"name": "GAIN0",
"type": "input",
"description": "Gain-select low bit with TTL logic levels up to AVCC, together with GAIN1 it selects one of four gain settings (20, 26, 32 or 36 dB)."
},
{
"number": "6",
"name": "GAIN1",
"type": "input",
"description": "Gain-select high bit with TTL logic levels up to AVCC, together with GAIN0 it selects one of four gain settings (20, 26, 32 or 36 dB)."
},
{
"number": "7",
"name": "AVCC",
"type": "power_in",
"description": "Analog supply, rated 6.5 V to 26 V (absolute maximum 30 V) and also the logic reference for the TTL inputs."
},
{
"number": "8",
"name": "AGND",
"type": "power_in",
"description": "Analog ground, which the datasheet specifies is connected to the heat sink."
},
{
"number": "9",
"name": "GVDD",
"type": "power_out",
"description": "High-side gate-drive supply output (5.0 V to 6.8 V, 6.2 V typical at 100 µA load) that also powers the PLIMIT divider."
},
{
"number": "10",
"name": "PLIMIT",
"type": "input",
"description": "Power-limit level set by a resistor divider from GVDD to GND (input range -0.3 V to GVDD+0.3 V); connecting it directly to GVDD disables power limiting."
},
{
"number": "11",
"name": "RINN",
"type": "input",
"description": "Right-channel negative audio input, limited to -0.3 V to 5.3 V."
},
{
"number": "12",
"name": "RINP",
"type": "input",
"description": "Right-channel positive audio input, limited to -0.3 V to 5.3 V."
},
{
"number": "13",
"name": "MUTE",
"type": "input",
"description": "Mute logic input with TTL levels up to AVCC; a high level mutes the amplifier, while low or floating allows normal operation."
},
{
"number": "14",
"name": "PBTL",
"type": "input",
"description": "Parallel-BTL (mono) mode select; tie high for parallel BTL operation with the input on the right channel and the load across the left and right outputs, or tie to ground for normal BTL."
},
{
"number": "15",
"name": "PVCCR",
"type": "power_in",
"description": "Right-channel power supply input, internally connected to the left-channel supply, with a 26 V maximum rating."
},
{
"number": "16",
"name": "PVCCR",
"type": "power_in",
"description": "Right-channel power supply input, internally connected to the left-channel supply, with a 26 V maximum rating."
},
{
"number": "17",
"name": "BSPR",
"type": "input",
"description": "Bootstrap pin for the right positive high-side output driver."
},
{
"number": "18",
"name": "OUTPR",
"type": "output",
"description": "Right positive speaker output."
},
{
"number": "19",
"name": "PGND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "20",
"name": "OUTNR",
"type": "output",
"description": "Right negative speaker output."
},
{
"number": "21",
"name": "BSNR",
"type": "input",
"description": "Bootstrap pin for the right negative high-side output driver."
},
{
"number": "22",
"name": "BSNL",
"type": "input",
"description": "Bootstrap pin for the left negative high-side output driver."
},
{
"number": "23",
"name": "OUTNL",
"type": "output",
"description": "Left negative speaker output."
},
{
"number": "24",
"name": "PGND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "25",
"name": "OUTPL",
"type": "output",
"description": "Left positive speaker output."
},
{
"number": "26",
"name": "BSPL",
"type": "input",
"description": "Bootstrap pin for the left positive high-side output driver."
},
{
"number": "27",
"name": "PVCCL",
"type": "power_in",
"description": "Left-channel power supply input, internally connected to the right-channel supply, with a 26 V maximum rating."
},
{
"number": "28",
"name": "PVCCL",
"type": "power_in",
"description": "Left-channel power supply input, internally connected to the right-channel supply, with a 26 V maximum rating."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602846025468436480",
"pages": 12,
"sha256": "bd8f6587b2eedbc5",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 28,
"described": 28,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cs3818eo.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.2,
9.7,
1.05
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "ff242f1d3be9d09e7f929707a2c5b1ee974a4f882053b04bcdb1cd2cb21223ef",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cs3818eo-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.2,
9.7,
1.05
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "adaa63b98bcb20ef860cb9317aa74614e06a8b998d58730787335f5ed319f859",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}