CS32F103RBT7

{
  "slug": "cs32f103rbt7",
  "version": "0.1.0",
  "type": "component",
  "description": "CHIPSEA Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "embedded processors & controllers",
    "cs32f103rbt7",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "cs32f103rbt7.kicad_sym",
    "cs32f103rbt7.kicad_mod",
    "cs32f103rbt7.glb",
    "cs32f103rbt7.step",
    "cs32f103rbt7.lbr",
    "docs/hero.png",
    "docs/cs32f103rbt7-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "cs32f103rbt7-hero.glb",
    "cs32f103rbt7-hero.overlay.json",
    "cs32f103rbt7-etched.glb"
  ],
  "component": {
    "mpn": "CS32F103RBT7",
    "manufacturer": "CHIPSEA",
    "package": "LQFP-64(10x10)",
    "pin_count": 64,
    "category": "Embedded Processors & Controllers",
    "subcategory": "Microcontrollers (MCU/MPU/SOC)",
    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/8f8b4475ec0e13523ac2dc1e5e74b08f.pdf",
    "parts": {
      "symbol": "cs32f103rbt7.kicad_sym",
      "footprint": "cs32f103rbt7.kicad_mod",
      "model_3d": "cs32f103rbt7-hero.glb",
      "model_3d_plain": "cs32f103rbt7-etched.glb",
      "model_3d_step": "cs32f103rbt7-etched.step",
      "model_3d_step_plain": "cs32f103rbt7.step",
      "lbr": "cs32f103rbt7.lbr"
    },
    "distributor_links": {
      "lcsc": "C5187099"
    },
    "distributor_check": {
      "checked_at": "2026-10-27T05:51:02Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "no match"
      },
      "mouser": {
        "pn": null,
        "status": "no match"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VDD",
        "type": "power_in",
        "description": "Supplies the I/O pins and internal voltage regulator, 2.0 to 3.6 V."
      },
      {
        "number": "2",
        "name": "PC13/TAMPER_RTC",
        "type": "bidirectional",
        "description": "Powered through a switch limited to 3 mA; as output only one of PC13-PC15 may drive at a time, at 2 MHz max with 30 pF load, and it cannot source current such as an LED."
      },
      {
        "number": "3",
        "name": "PC14/OSC32_IN",
        "type": "bidirectional",
        "description": "Powered through the same 3 mA-limited switch as PC13; serves as the 32.768 kHz LSE oscillator input OSC32_IN."
      },
      {
        "number": "4",
        "name": "PC15/OSC32_OUT",
        "type": "bidirectional",
        "description": "Powered through the same 3 mA-limited switch as PC13; serves as the 32.768 kHz LSE oscillator output OSC32_OUT."
      },
      {
        "number": "5",
        "name": "PD0/OSC_IN",
        "type": "input",
        "description": "Defaults to HXT oscillator input OSC_IN after reset and can be reassigned to PD0 in software."
      },
      {
        "number": "6",
        "name": "PD1/OSC_OUT",
        "type": "output",
        "description": "Defaults to HXT oscillator output OSC_OUT after reset and can be reassigned to PD1 in software; in output mode it is limited to 50 MHz."
      },
      {
        "number": "7",
        "name": "NRST",
        "type": "input",
        "description": "Active-low reset input with an internal pull-up of about 80 kΩ; VIL max 0.8 V and VIH min 2 V."
      },
      {
        "number": "8",
        "name": "PC0",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN10 analog input."
      },
      {
        "number": "9",
        "name": "PC1",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN11 analog input."
      },
      {
        "number": "10",
        "name": "PC2",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN12 analog input."
      },
      {
        "number": "11",
        "name": "PC3",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN13 analog input."
      },
      {
        "number": "12",
        "name": "VSSA",
        "type": "power_in",
        "description": "Analog ground for the ADC, reset block, RC oscillators and PLL; must be connected to VSS."
      },
      {
        "number": "13",
        "name": "VDDA",
        "type": "power_in",
        "description": "Analog supply for the ADC, reset block, RC oscillators and PLL, 2.0 to 3.6 V; must be at least 2.4 V when the ADC is used."
      },
      {
        "number": "14",
        "name": "PA0-WKUP",
        "type": "bidirectional",
        "description": "General-purpose I/O that also serves as WKUP wake-up input (rising edge) with USART2_CTS, ADC12_IN0 and TIM2 channel 1/ETR."
      },
      {
        "number": "15",
        "name": "PA1",
        "type": "bidirectional",
        "description": "General-purpose I/O with USART2_RTS, ADC12_IN1 and TIM2_CH2."
      },
      {
        "number": "16",
        "name": "PA2",
        "type": "bidirectional",
        "description": "General-purpose I/O with USART2_TX, ADC12_IN2 and TIM2_CH3."
      },
      {
        "number": "17",
        "name": "PA3",
        "type": "bidirectional",
        "description": "General-purpose I/O with USART2_RX, ADC12_IN3 and TIM2_CH4."
      },
      {
        "number": "18",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference for the digital core and I/O pins."
      },
      {
        "number": "19",
        "name": "VDD",
        "type": "power_in",
        "description": "Supplies the I/O pins and internal voltage regulator, 2.0 to 3.6 V."
      },
      {
        "number": "20",
        "name": "PA4",
        "type": "bidirectional",
        "description": "General-purpose I/O with SPI1_NSS, USART2_CK and ADC12_IN4."
      },
      {
        "number": "21",
        "name": "PA5",
        "type": "bidirectional",
        "description": "General-purpose I/O with SPI1_SCK and ADC12_IN5."
      },
      {
        "number": "22",
        "name": "PA6",
        "type": "bidirectional",
        "description": "General-purpose I/O with SPI1_MISO, ADC12_IN6, TIM3_CH1 and TIM1_BKIN."
      },
      {
        "number": "23",
        "name": "PA7",
        "type": "bidirectional",
        "description": "General-purpose I/O with SPI1_MOSI, ADC12_IN7, TIM3_CH2 and TIM1_CHIN."
      },
      {
        "number": "24",
        "name": "PC4",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN14 analog input."
      },
      {
        "number": "25",
        "name": "PC5",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN15 analog input."
      },
      {
        "number": "26",
        "name": "PB0",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN8, TIM3_CH3 and TIM1_CH2N."
      },
      {
        "number": "27",
        "name": "PB1",
        "type": "bidirectional",
        "description": "General-purpose I/O with ADC12_IN9, TIM3_CH4 and TIM1_CH3N."
      },
      {
        "number": "28",
        "name": "PB2/BOOT1",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) that also serves as the BOOT1 boot-mode select input."
      },
      {
        "number": "29",
        "name": "PB10",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with I2C2_SCL, USART3_TX and TIM2_CH3."
      },
      {
        "number": "30",
        "name": "PB11",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with I2C2_SDA, USART3_RX and TIM2_CH4."
      },
      {
        "number": "31",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference for the digital core and I/O pins."
      },
      {
        "number": "32",
        "name": "VDD",
        "type": "power_in",
        "description": "Supplies the I/O pins and internal voltage regulator, 2.0 to 3.6 V."
      },
      {
        "number": "33",
        "name": "PB12",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with SPI2_NSS, I2C2_SMBA, USART3_CK and TIM1_BKIN."
      },
      {
        "number": "34",
        "name": "PB13",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with SPI2_SCK, USART3_CTS and TIM1_CH1N."
      },
      {
        "number": "35",
        "name": "PB14",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with SPI2_MISO, USART3_RTS and TIM1_CH2N."
      },
      {
        "number": "36",
        "name": "PB15",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with SPI2_MOSI and TIM1_CH3N."
      },
      {
        "number": "37",
        "name": "PC6",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM3_CH1."
      },
      {
        "number": "38",
        "name": "PC7",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM3_CH2."
      },
      {
        "number": "39",
        "name": "PC8",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM3_CH3."
      },
      {
        "number": "40",
        "name": "PC9",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM3_CH4."
      },
      {
        "number": "41",
        "name": "PA8",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART1_CK, TIM1_CH1 and MCO."
      },
      {
        "number": "42",
        "name": "PA9",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART1_TX and TIM1_CH2."
      },
      {
        "number": "43",
        "name": "PA10",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART1_RX and TIM1_CH3."
      },
      {
        "number": "44",
        "name": "PA11",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART1_CTS, USBDM, CANRX and TIM1_CH4."
      },
      {
        "number": "45",
        "name": "PA12",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART1_RTS, USBDP, CANTX and TIM1_ETR."
      },
      {
        "number": "46",
        "name": "PA13",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) that serves as the JTMS/SWDIO debug pin."
      },
      {
        "number": "47",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference for the digital core and I/O pins."
      },
      {
        "number": "48",
        "name": "VDD",
        "type": "power_in",
        "description": "Supplies the I/O pins and internal voltage regulator, 2.0 to 3.6 V."
      },
      {
        "number": "49",
        "name": "PA14",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) that serves as the JTCK/SWCLK debug clock pin."
      },
      {
        "number": "50",
        "name": "PA15",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) that defaults to JTDI; SWJ must be disabled before it can be used as a general-purpose I/O."
      },
      {
        "number": "51",
        "name": "PC10",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART3_TX."
      },
      {
        "number": "52",
        "name": "PC11",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART3_RX."
      },
      {
        "number": "53",
        "name": "PC12",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with USART3_CK."
      },
      {
        "number": "54",
        "name": "PD2",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM3_ETR."
      },
      {
        "number": "55",
        "name": "PB3",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) that defaults to JTDO with TRACESWO, TIM2_CH2 and SPI1_SCK."
      },
      {
        "number": "56",
        "name": "PB4",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) that defaults to NJTRST with TIM3_CH1 and SPI1_MISO."
      },
      {
        "number": "57",
        "name": "PB5",
        "type": "bidirectional",
        "description": "General-purpose I/O with I2C1_SMBA, TIM3_CH2 and SPI1_MOSI."
      },
      {
        "number": "58",
        "name": "PB6",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with I2C1_SCL, TIM4_CH1 and USART1_TX."
      },
      {
        "number": "59",
        "name": "PB7",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with I2C1_SDA, TIM4_CH2 and USART1_RX."
      },
      {
        "number": "60",
        "name": "BOOT0",
        "type": "input",
        "description": "Boot mode select input; the datasheet gives an input range of 0 to 5.5 V for BOOT0."
      },
      {
        "number": "61",
        "name": "PB8",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM4_CH3, I2C1_SCL and CANRX."
      },
      {
        "number": "62",
        "name": "PB9",
        "type": "bidirectional",
        "description": "5 V tolerant I/O (FT) with TIM4_CH4, I2C1_SDA and CANTX."
      },
      {
        "number": "63",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference for the digital core and I/O pins."
      },
      {
        "number": "64",
        "name": "VDD",
        "type": "power_in",
        "description": "Supplies the I/O pins and internal voltage regulator, 2.0 to 3.6 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pin 1 is printed as VDD in the LQFP64 column and diagram, not VBAT as on standard STM32F103 LQFP64 p; The pin table prints pin 62 as 'P89', which is a typo. The LQFP64 diagram and the MCU's GPIO naming ; The datasheet gives no VREF- or VREF+ pins for LQFP64 (VREF+ is internally tied to VDDA on LQFP48/LQ",
          "1/64 pins cited to the wrong page (name found elsewhere): ['62:PB9@p13']"
        ],
        "pages_sent": 56,
        "cost_usd": 0.1024,
        "at": "2026-10-27T05:50:42"
      },
      "datasheet": {
        "url": "https://datasheet.lcsc.com/datasheet/pdf/8f8b4475ec0e13523ac2dc1e5e74b08f.pdf",
        "pages": 66,
        "sha256": "d784567231c328d7",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 64,
        "described": 64,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "cs32f103rbt7.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          12.0,
          12.0,
          1.5
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "b0c827bc5c05552175d28affe44a5bd2ab45c9c36efff6ff07a74cc449b13db4",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "cs32f103rbt7-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          12.0,
          12.0,
          1.5
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "2a028e41088d576d20efcc7b1891e492e8a4ee00ee599d746c286445036c6399",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}