component
CP2615-A02-GM
Public Made by Adomby adom
SILICON LABS USB ICs, QFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 15h ago |
| viewers | 15h ago |
| cp2615-a02-gm-etched.glb | 15h ago |
| cp2615-a02-gm-etched.step | 15h ago |
| cp2615-a02-gm-hero.glb | 15h ago |
| cp2615-a02-gm-hero.overlay.json | 15h ago |
| cp2615-a02-gm.glb | 15h ago |
| cp2615-a02-gm.kicad_mod | 15h ago |
| cp2615-a02-gm.kicad_sym | 15h ago |
| cp2615-a02-gm.lbr | 15h ago |
| cp2615-a02-gm.step | 15h ago |
| package.json | 15h ago |
| page.json | 15h ago |
| README.md | 15h ago |
| verification.json | 15h ago |
CP2615-A02-GM
SILICON LABS · USB ICs · QFN-32-EP(5x5)
CP2615-A02-GM from SILICON LABS, in a QFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I2S_SDIN | input | I2S interface serial data input to the CP2615, typically connected to an external ADC. |
| 2 | I2S_SCLK | output | I2S interface serial clock output; the rising edge indicates valid data on I2S_SDOUT and I2S_SDIN. |
| 3 | GND | power_in | Ground; must be tied to system ground. |
| 4 | D+ | bidirectional | USB D+ data line (digital input/output) of the integrated full-speed USB transceiver. |
| 5 | D- | bidirectional | USB D- data line (digital input/output) of the integrated full-speed USB transceiver. |
| 6 | VDD | power_in | Power supply voltage input (2.7 to 3.6 V) that is also the output of the on-chip voltage regulator. |
| 7 | REGIN | power_in | Input to the on-chip voltage regulator (2.7 to 5.25 V input range). |
| 8 | VBUS | power_in | VBUS sense input, to be connected to the Accessory Power signal or the VBUS signal from a USB host. |
| 9 | RSTb | bidirectional | Device reset: open-drain output of the internal POR or VDD monitor, and an external source can reset the system by driving it low for at least 15 µs. |
| 10 | NC | unconnected | No connect; this pin should be left unconnected. |
| 11 | GPIO.7 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 12 | GPIO.6 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 13 | GPIO.5 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 14 | GPIO.4 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 15 | GPIO.3 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 16 | GPIO.2 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 17 | GPIO.1 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 18 | GPIO.0 | bidirectional | GPIO or selectable alternate function; can be left unconnected if not used. |
| 19 | GPIO.9 / BUTTONS | bidirectional | GPIO, or BUTTONS analog input for sensing pushbuttons connected via a resistor ladder. |
| 20 | GPIO.8 / ADC | bidirectional | GPIO, or ADC general purpose analog input readable via the I/O protocol (10-bit, referenced to VDD, about 50 samples per second). |
| 21 | CFGMODEb | input | Configuration mode input; if low when RSTb becomes deasserted, the CP2615 enters Configuration Mode (I2C slave). |
| 22 | GPIO.10 / RESETOUTb | bidirectional | GPIO, or active-low RESETOUTb output controllable via I2C command string, typically connected to the codec reset pin. |
| 23 | GPIO.14 / RX | bidirectional | GPIO, or UART receive data input. |
| 24 | GPIO.13 / TX | bidirectional | GPIO, or UART transmit data output. |
| 25 | GPIO.12 / CLKOUT | bidirectional | GPIO, or configurable CMOS clock output (93.75 kHz when the divider is 0, otherwise 48 MHz / (2 x divider)). |
| 26 | I2S_MCLK | output | I2S interface 12 MHz master clock output for the external audio converter. |
| 27 | GPIO.11 / RTS | bidirectional | GPIO, or active-low UART RTS flow-control output. |
| 28 | I2S_LRCLK | output | I2S interface left/right clock output indicating the channel being transferred, at the audio sample rate. |
| 29 | I2C_SCL | bidirectional | I2C interface serial clock input/output, 100 kHz nominal, requiring an external pullup. |
| 30 | I2C_SDA | bidirectional | I2C interface serial data input/output, requiring an external pullup. |
| 31 | GPIO.15 / CTS | bidirectional | GPIO, or active-low UART CTS flow-control input. |
| 32 | I2S_SDOUT | output | I2S interface serial data output from the CP2615, typically connected to an external DAC. |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | SILICON LABS |
| Package | QFN-32-EP(5x5) |
| Category | Interface ICs |
| Pins | 33 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Digital Supply Voltage | VDD | 2.7 | 3.6 | V | 5 | ||
| Specified Operating Temperature Range | -40 | 85 | °C | 5 | |||
| Input Voltage Range | 2.7 | 5.25 | V | 6 | |||
| Output Voltage | 3 | 3.3 | 3.6 | V | Output Current = 1 to 100 mA | 6 | |
| Input High Voltage | VIH | 2 | V | 5 | |||
| Input Low Voltage | VIL | 0.8 | V | 5 | |||
| RSTb Input Pullup Current | 15 | 40 | µA | RSTb = 0.0 V | 6 | ||
| Minimum RSTb Low Time to Generate a System Reset | 15 | µs | 6 | ||||
| VDD Ramp Time for Power On | 1 | ms | 6 | ||||
| I2C Slave Mode delay after reset | 100 | ms | RSTb high to first I2C transaction | 6 | |||
| Time to execute erase command | 65 | 100 | ms | I2C slave mode | 7 | ||
| Time to execute write command | 0.8 | 1.2 | ms | I2C slave mode, 16-byte block | 7 | ||
| Ambient Temperature Under Bias | -55 | 125 | C | 9 | |||
| Storage Temperature | -65 | 150 | C | 9 | |||
| Voltage on RSTb, GPIO, I2S, I2C, or VBUS Pins with respect to GND | -0.3 | 5.8 | V | VDD ≥2.2 V | 9 | ||
| Voltage on VBUS with respect to GND | -0.3 | 5.8 | V | VDD ≥ 3.0 V | 9 | ||
| Voltage on VDD with respect to GND | -0.3 | 4.2 | V | 9 | |||
| Maximum Total Current through VDD or GND | 500 | mA | 9 | ||||
| Maximum Output Current Sunk by RSTb or any I/O pin | 100 | mA | 9 | ||||
| Supply Current, Active Mode | 20.2 | mA | Sample rates: 44.1 kHz or 48 kHz | 5 | |||
| Supply Current, Idle Mode | 7.2 | mA | Audio Play and Record not active | 5 | |||
| Supply Current - Suspend Mode | 300 | µA | 5 | ||||
| I2S_MCLK frequency | 12 | MHz | 7 | ||||
| I2C_SCL frequency | 100 | kHz | 7 | ||||
| I2S_LRCLK frequency | 48 | kHz | Sample Rate = 48 kHz | 7 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | 33 |
CAD (KiCad official)
- Symbol:
CP2615-A02-GM - Footprint:
Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm - 3D model: QFN-32-EP(5x5) (KiCad packages3D, STEP)
- 3D model files:
cp2615-a02-gm-etched.step/cp2615-a02-gm-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cp2615-a02-gm.step/cp2615-a02-gm.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: SILICON LABS datasheet (38 pp, sha256
fb528995c64b70ad, retrieved 2026-11-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).