component
CJC5340
Public Made by Adomby adom
ESHINE Analog To Digital Converters (ADC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
{
"schema_version": 1,
"type": "component",
"slug": "cjc5340",
"title": "CJC5340",
"brief": "ESHINE Analog To Digital Converters (ADC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"data acquisition",
"cjc5340",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "CJC5340",
"manufacturer": "ESHINE",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Data Acquisition",
"subcategory": "Analog To Digital Converters (ADC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590903610744123392",
"parts": {
"symbol": "cjc5340.kicad_sym",
"footprint": "cjc5340.kicad_mod",
"model_3d": "cjc5340-hero.glb",
"model_3d_plain": "cjc5340.glb",
"model_3d_step": "cjc5340-etched.step",
"model_3d_step_plain": "cjc5340.step",
"lbr": "cjc5340.lbr"
},
"distributor_links": {
"lcsc": "C7431487"
},
"distributor_check": {
"checked_at": "2026-10-09T12:43:15Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "M0",
"type": "input",
"description": "Mode selection input that, together with M1 (pin 16), selects clock master single-, double- or quad-speed mode or clock slave mode per Table 2."
},
{
"number": "2",
"name": "MCLK",
"type": "input",
"description": "Master clock input that clocks the delta-sigma modulator and digital filters, with MCLK/LRCK ratios per Table 3 and a 40% to 60% pulse duty cycle."
},
{
"number": "3",
"name": "VL",
"type": "power_in",
"description": "Logic power supply for the digital inputs and outputs, specified at 3 V to 3.6 V (3.3 V typical)."
},
{
"number": "4",
"name": "SDOUT",
"type": "output",
"description": "Serial audio data output carrying two's complement data; at start-up its logic level selects I²S format (10 kΩ pull-up to VL) or left-justified format (10 kΩ pull-down to GND)."
},
{
"number": "5",
"name": "GND",
"type": "power_in",
"description": "Ground reference that must be connected to analog ground."
},
{
"number": "6",
"name": "VD",
"type": "power_in",
"description": "Digital power supply for the digital filter section, specified at 3 V to 3.6 V."
},
{
"number": "7",
"name": "SCLK",
"type": "bidirectional",
"description": "Serial clock for the audio interface, an output in clock master mode and an input in clock slave mode, recommended at 64x Fs."
},
{
"number": "8",
"name": "LRCK",
"type": "bidirectional",
"description": "Left/right clock that selects the active channel, an output in clock master mode and an input in clock slave mode, equal to Fs."
},
{
"number": "9",
"name": "/RST",
"type": "input",
"description": "Reset input; the device enters a low power mode when this pin is low."
},
{
"number": "10",
"name": "AINL",
"type": "input",
"description": "Left-channel analog input whose full-scale level is specified in the Analog Characteristics table."
},
{
"number": "11",
"name": "VQ",
"type": "output",
"description": "Quiescent voltage filter connection for the internal quiescent reference voltage, whose decoupling capacitors must be placed close to the pin per Section 9."
},
{
"number": "12",
"name": "AINR",
"type": "input",
"description": "Right-channel analog input whose full-scale level is specified in the Analog Characteristics table."
},
{
"number": "13",
"name": "VA",
"type": "power_in",
"description": "Analog power supply for the analog section, specified at 3 V to 3.6 V."
},
{
"number": "14",
"name": "GND",
"type": "power_in",
"description": "Ground reference that must be connected to analog ground."
},
{
"number": "15",
"name": "FILT+",
"type": "output",
"description": "Positive voltage reference output for the internal sampling circuits, which requires decoupling capacitors placed close to the pin per Section 9."
},
{
"number": "16",
"name": "M1",
"type": "input",
"description": "Mode selection input that, together with M0 (pin 1), selects the clock master or slave operating mode per Table 2."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Full-scale input voltage is printed as '0.56*VA' with units 'mV', which is dimensionally inconsisten; The pin table lists GND on two pins (5 and 14). Both are reported as separate GND pins. The datashee; Pin descriptions for AINL, AINR, VQ and FILT+ reference other sections or tables instead of giving n"
],
"pages_sent": 19,
"cost_usd": 0.0644,
"at": "2026-10-09T12:41:00"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590903610744123392",
"pages": 19,
"sha256": "f01a0fe739f4f3c2",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cjc5340.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cjc5340-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "cd068e73ed09a449a1fff542648773092f2e119b0d64e63d3507dea6b0f6c883",
"checked": "2026-10-09",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "ESHINE",
"Package": "TSSOP-16",
"Category": "Data Acquisition",
"Pins": "16"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"cjc5340"
],
"discovery_pitch": "CJC5340 (ESHINE) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cjc5340.kicad_sym",
"cjc5340.kicad_mod",
"cjc5340.glb",
"cjc5340.step",
"cjc5340.lbr",
"docs/hero.png",
"docs/cjc5340-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cjc5340-hero.glb",
"cjc5340-hero.overlay.json"
],
"visibility": {
"public": true
}
}