component
CDCM6208V1FRGZR
Public Made by Adomby adom
Texas Instruments Clock Generators / Frequency Synthesizers / PLL, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Set visibility: public
353b1a9
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513
{
"schema_version": 1,
"type": "component",
"slug": "cdcm6208v1frgzr",
"title": "CDCM6208V1FRGZR",
"brief": "Texas Instruments Clock Generators / Frequency Synthesizers / PLL, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"rtc-clock chip",
"cdcm6208v1frgzr",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "CDCM6208V1FRGZR",
"manufacturer": "Texas Instruments",
"package": "VQFN-48-EP(7x7)",
"pin_count": 49,
"category": "RTC/Clock Chip",
"subcategory": "Clock Generators / Frequency Synthesizers / PLL",
"datasheet": "https://www.ti.com/lit/ds/symlink/cdcm6208v1frgzr.pdf",
"parts": {
"symbol": "cdcm6208v1frgzr.kicad_sym",
"footprint": "cdcm6208v1frgzr.kicad_mod",
"model_3d": "cdcm6208v1frgzr-hero.glb",
"model_3d_plain": "cdcm6208v1frgzr-etched.glb",
"model_3d_step": "cdcm6208v1frgzr-etched.step",
"model_3d_step_plain": "cdcm6208v1frgzr.step",
"lbr": "cdcm6208v1frgzr.lbr"
},
"distributor_links": {
"lcsc": "C2664407",
"digikey": "CDCM6208V1FRGZR-ND",
"mouser": "595-CDCM6208V1FRGZR"
},
"distributor_check": {
"checked_at": "2026-11-02T19:18:23Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "CDCM6208V1FRGZR-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "595-CDCM6208V1FRGZR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "SI_MODE0",
"type": "input",
"description": "Serial interface mode select bit 0 (LVCMOS, 50kΩ pull-down); SI_MODE[1:0]=00 SPI, 01 I2C, 10 pin mode, 11 reserved."
},
{
"number": "2",
"name": "SDI/SDA/PIN1",
"type": "bidirectional",
"description": "SPI serial data input, I2C bidirectional serial data (open-drain output, needs pull-up), or control pin 1 in pin mode."
},
{
"number": "3",
"name": "SDO/AD0/PIN2",
"type": "bidirectional",
"description": "SPI serial data output, I2C address offset bit 0 input, or control pin 2 in pin mode (LVCMOS, no pull resistor)."
},
{
"number": "4",
"name": "SCS/AD1/PIN3",
"type": "input",
"description": "SPI latch enable, I2C address offset bit 1 input, or control pin 3 in pin mode (LVCMOS, no pull resistor)."
},
{
"number": "5",
"name": "SCL/PIN4",
"type": "input",
"description": "SPI/I2C clock input or control pin 4 in pin mode (LVCMOS, no pull resistor)."
},
{
"number": "6",
"name": "REF_SEL",
"type": "input",
"description": "Manual reference selection for PLL (LVCMOS, 50kΩ pull-up): low selects PRI_REF, high selects SEC_REF (when Reg 4.12 = 1)."
},
{
"number": "7",
"name": "VDD_PRI_REF",
"type": "power_in",
"description": "Analog supply for the reference inputs, set to 1.8 V, 2.5 V or 3.3 V, or connect to VDD_SEC_REF."
},
{
"number": "8",
"name": "PRI_REFP",
"type": "input",
"description": "Universal primary reference input, positive."
},
{
"number": "9",
"name": "PRI_REFN",
"type": "input",
"description": "Universal primary reference input, negative."
},
{
"number": "10",
"name": "VDD_SEC_REF",
"type": "power_in",
"description": "Analog supply for the reference inputs, set to 1.8 V, 2.5 V or 3.3 V, or connect to VDD_PRI_REF; may be connected to GND if the secondary input buffer is disabled (Reg 4 bit 5 = 0)."
},
{
"number": "11",
"name": "SEC_REFP",
"type": "input",
"description": "Universal secondary reference input, positive."
},
{
"number": "12",
"name": "SEC_REFN",
"type": "input",
"description": "Universal secondary reference input, negative."
},
{
"number": "13",
"name": "VDD_Y0_Y1",
"type": "power_in",
"description": "Supply for outputs 0 and 1, set to 1.8 V, 2.5 V or 3.3 V (one of 2 pins)."
},
{
"number": "14",
"name": "Y0_P",
"type": "output",
"description": "Universal output 0, positive terminal."
},
{
"number": "15",
"name": "Y0_N",
"type": "output",
"description": "Universal output 0, negative terminal."
},
{
"number": "16",
"name": "Y1_N",
"type": "output",
"description": "Universal output 1, negative terminal."
},
{
"number": "17",
"name": "Y1_P",
"type": "output",
"description": "Universal output 1, positive terminal."
},
{
"number": "18",
"name": "VDD_Y0_Y1",
"type": "power_in",
"description": "Supply for outputs 0 and 1, set to 1.8 V, 2.5 V or 3.3 V (one of 2 pins)."
},
{
"number": "19",
"name": "VDD_Y2_Y3",
"type": "power_in",
"description": "Supply for outputs 2 and 3, set to 1.8 V, 2.5 V or 3.3 V (one of 2 pins)."
},
{
"number": "20",
"name": "Y2_P",
"type": "output",
"description": "Universal output 2, positive terminal."
},
{
"number": "21",
"name": "Y2_N",
"type": "output",
"description": "Universal output 2, negative terminal."
},
{
"number": "22",
"name": "Y3_N",
"type": "output",
"description": "Universal output 3, negative terminal."
},
{
"number": "23",
"name": "Y3_P",
"type": "output",
"description": "Universal output 3, positive terminal."
},
{
"number": "24",
"name": "VDD_Y2_Y3",
"type": "power_in",
"description": "Supply for outputs 2 and 3, set to 1.8 V, 2.5 V or 3.3 V (one of 2 pins)."
},
{
"number": "25",
"name": "Y4_N",
"type": "output",
"description": "Universal output 4, negative terminal."
},
{
"number": "26",
"name": "Y4_P",
"type": "output",
"description": "Universal output 4, positive terminal."
},
{
"number": "27",
"name": "VDD_Y4",
"type": "power_in",
"description": "Supply for output 4, set to 1.8 V, 2.5 V or 3.3 V."
},
{
"number": "28",
"name": "Y5_N",
"type": "output",
"description": "Universal output 5, negative terminal."
},
{
"number": "29",
"name": "Y5_P",
"type": "output",
"description": "Universal output 5, positive terminal."
},
{
"number": "30",
"name": "VDD_Y5",
"type": "power_in",
"description": "Supply for output 5, set to 1.8 V, 2.5 V or 3.3 V."
},
{
"number": "31",
"name": "VDD_Y6",
"type": "power_in",
"description": "Supply for output 6, set to 1.8 V, 2.5 V or 3.3 V."
},
{
"number": "32",
"name": "Y6_P",
"type": "output",
"description": "Universal output 6, positive terminal."
},
{
"number": "33",
"name": "Y6_N",
"type": "output",
"description": "Universal output 6, negative terminal."
},
{
"number": "34",
"name": "VDD_Y7",
"type": "power_in",
"description": "Supply for output 7, set to 1.8 V, 2.5 V or 3.3 V."
},
{
"number": "35",
"name": "Y7_P",
"type": "output",
"description": "Universal output 7, positive terminal."
},
{
"number": "36",
"name": "Y7_N",
"type": "output",
"description": "Universal output 7, negative terminal."
},
{
"number": "37",
"name": "VDD_PLL1",
"type": "power_in",
"description": "Analog power supply connection for the PLL."
},
{
"number": "38",
"name": "VDD_PLL2",
"type": "power_in",
"description": "Analog supply sensitive to power supply noise; can be combined with the VDD_VCO supply."
},
{
"number": "39",
"name": "VDD_VCO",
"type": "power_in",
"description": "Analog supply for PLL/VCO, sensitive to power supply noise; can be combined with the VDD_PLL2 supply."
},
{
"number": "40",
"name": "REG_CAP",
"type": "passive",
"description": "Regulator capacitor pin; connect a 10 µF capacitor with ESR below 1 Ω to GND at frequencies above 100 kHz."
},
{
"number": "41",
"name": "ELF",
"type": "passive",
"description": "External loop filter pin for the PLL."
},
{
"number": "42",
"name": "SYNCN",
"type": "input",
"description": "Active-low synchronization input (LVCMOS, 50kΩ pull-up); outputs synchronize on a low-to-high transition and SYNCN held low disables all outputs."
},
{
"number": "43",
"name": "PDN",
"type": "input",
"description": "Active-low power-down (LVCMOS, 50kΩ pull-up); low disables the device and minimizes current, and exiting resets the device and defaults all registers."
},
{
"number": "44",
"name": "RESETN/PWR",
"type": "input",
"description": "Active-low reset in SPI/I2C mode (LVCMOS, 50kΩ pull-up); in pin mode selects supply setting, 0 = 1.8 V, 1 = 2.5/3.3 V."
},
{
"number": "45",
"name": "STATUS1/PIN0",
"type": "bidirectional",
"description": "LVCMOS status output 1 in SPI/I2C modes (no pull resistor) or control pin 0 input in pin mode."
},
{
"number": "46",
"name": "STATUS0",
"type": "output",
"description": "LVCMOS status output 0."
},
{
"number": "47",
"name": "SI_MODE1",
"type": "input",
"description": "Serial interface mode select bit 1 (LVCMOS, 50kΩ pull-up); SI_MODE[1:0]=00 SPI, 01 I2C, 10 pin mode, 11 reserved."
},
{
"number": "48",
"name": "DVDD",
"type": "power_in",
"description": "Digital power supply and reference supply voltage for all control inputs; must match the expected input signal swing of the control inputs."
},
{
"number": "49",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-opus-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin table text is garbled in places (page 4 SI_MODE0/SI_MODE1 pull-up/down assignment, pin-type colu; ELF and REG_CAP are listed as analog outputs; typed passive because they connect to external loop fi; Dual-function pins (I/O in the datasheet) typed bidirectional.",
"exposed pad 49 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint"
],
"pages_sent": 20,
"cost_usd": 0.3935,
"at": "2026-11-02T19:17:50"
},
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/cdcm6208v1frgzr.pdf",
"pages": 88,
"sha256": "1a74c4b03652e0b7",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 49,
"described": 49,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cdcm6208v1frgzr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7,
7,
0.77
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cdcm6208v1frgzr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7,
7,
0.77
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "56c966c9ef4aa221b3a5de3b1766546c4bdc8edf9ab38ca2d1c11fc1b0832071",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "RGZ0048B",
"source_page": 85,
"D": {
"nom_mm": 7,
"range_mm": [
6.85,
7.15
]
},
"E1": {
"nom_mm": 7,
"range_mm": [
6.85,
7.15
]
},
"e": {
"nom_mm": 0.5,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 1,
"range_mm": [
null,
1
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "cdcm6208v1frgzr.step",
"verdict": "PASS",
"reasons": [
"height within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "VQFN-48-EP(7x7)",
"Category": "RTC/Clock Chip",
"Pins": "49"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"cdcm6208v1frgzr"
],
"discovery_pitch": "CDCM6208V1FRGZR (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cdcm6208v1frgzr.kicad_sym",
"cdcm6208v1frgzr.kicad_mod",
"cdcm6208v1frgzr.glb",
"cdcm6208v1frgzr.step",
"cdcm6208v1frgzr.lbr",
"docs/hero.png",
"docs/cdcm6208v1frgzr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cdcm6208v1frgzr-hero.glb",
"cdcm6208v1frgzr-hero.overlay.json",
"cdcm6208v1frgzr-etched.glb"
],
"visibility": {
"public": true
}
}