component

CD74HCT165M96

Public Made by Adom

by adom

Texas Instruments Shift Registers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd74hct165m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
cd74hct165m96 / README.md
History Download
Ray Initial commit: component/cd74hct165m96 84fc3a4

CD74HCT165M96

Texas Instruments · Shift Registers · SOIC-16

CD74HCT165M96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SH/LD input Shift/Load control input; LOW asynchronously loads parallel data (A-H) into the register, HIGH enables serial shift on the CLK input.
2 CLK input Clock input; a LOW-to-HIGH transition shifts data one position (A→B→C…) when SH/LD is HIGH.
3 E input Parallel data input E, loaded into the register when SH/LD is LOW.
4 F input Parallel data input F, loaded into the register when SH/LD is LOW.
5 G input Parallel data input G, loaded into the register when SH/LD is LOW.
6 H input Parallel data input H, loaded into the register when SH/LD is LOW.
7 QH output Complementary serial output (inverted QH) from the last register stage.
8 GND power_in Ground reference for the device.
9 QH output Serial (true) output from the last register stage, used to cascade to the SER input of a succeeding device.
10 SER input Serial data input; data entered here shifts through the register on each positive CLK transition when SH/LD is HIGH.
11 A input Parallel data input A, loaded into the register when SH/LD is LOW.
12 B input Parallel data input B, loaded into the register when SH/LD is LOW.
13 C input Parallel data input C, loaded into the register when SH/LD is LOW.
14 D input Parallel data input D, loaded into the register when SH/LD is LOW.
15 CLK INH input Clock inhibit input; its LOW-to-HIGH transition should only occur while CLK is HIGH to prevent uncontrolled shifting, holding the register when HIGH together with SH/LD HIGH.
16 VCC power_in Positive supply voltage, 4.5 V to 5.5 V for the HCT type as per recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD74HCT165M96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd74hct165m96-etched.step / cd74hct165m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hct165m96.step / cd74hct165m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 f9045b1f003e60b8, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF