component
CD5025ITS
Public Made by Adomby adom
Shenzhen CYT Semicon Tech DC-DC Converters, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240
{
"slug": "cd5025its",
"version": "0.1.0",
"type": "component",
"description": "Shenzhen CYT Semicon Tech DC-DC Converters, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"cd5025its",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cd5025its.kicad_sym",
"cd5025its.kicad_mod",
"cd5025its.glb",
"cd5025its.step",
"cd5025its.lbr",
"docs/hero.png",
"docs/cd5025its-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cd5025its-hero.glb",
"cd5025its-hero.overlay.json",
"cd5025its-etched.glb"
],
"component": {
"mpn": "CD5025ITS",
"manufacturer": "Shenzhen CYT Semicon Tech",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Power Management (PMIC)",
"subcategory": "DC-DC Converters",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8600708658837794816",
"parts": {
"symbol": "cd5025its.kicad_sym",
"footprint": "cd5025its.kicad_mod",
"model_3d": "cd5025its-hero.glb",
"model_3d_plain": "cd5025its-etched.glb",
"model_3d_step": "cd5025its-etched.step",
"model_3d_step_plain": "cd5025its.step",
"lbr": "cd5025its.lbr"
},
"distributor_links": {
"lcsc": "C7502978"
},
"distributor_check": {
"checked_at": "2026-10-18T03:51:57Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "VIN",
"type": "power_in",
"description": "Power input for the controller, specified for +13 V to +105 V (absolute maximum VIN to GND is -0.3 V to 105 V)."
},
{
"number": "2",
"name": "RAMP",
"type": "passive",
"description": "Modulator ramp signal pin whose slope is set by an external RC network from VIN, and which is discharged by an internal FET at the end of each cycle."
},
{
"number": "3",
"name": "CS1",
"type": "input",
"description": "Cycle-by-cycle current-limit sense input; the output enters cycle-by-cycle current limit when CS1 exceeds 0.25 V (threshold 0.22 V to 0.28 V, absolute maximum -0.3 V to 1 V)."
},
{
"number": "4",
"name": "CS2",
"type": "input",
"description": "Soft-start current-sense input; when CS2 exceeds 0.5 V (threshold 0.45 V to 0.55 V) the outputs are disabled and soft-start begins, with the soft-start capacitor fully discharged before release at a 1 µA pull-up."
},
{
"number": "5",
"name": "TIME",
"type": "passive",
"description": "Sets the overlap or dead time of OUT_A and OUT_B through an external RSET: a resistor to GND gives overlapping pulses, and a resistor to REF gives dead-time (out-of-phase) pulses."
},
{
"number": "6",
"name": "REF",
"type": "power_out",
"description": "5 V reference output (4.85 V to 5.15 V) with a maximum output current of 10 mA, requiring a 0.1 µF decoupling capacitor to ground at the pin."
},
{
"number": "7",
"name": "VCC",
"type": "power_out",
"description": "Internal high-voltage regulator output regulated to 7.6 V (7.3 V to 7.9 V); the internal start-up regulator turns off when an auxiliary winding raises this pin above the regulation setpoint, and the recommended VCC input range is 8 V to 15 V."
},
{
"number": "8",
"name": "OUT_A",
"type": "output",
"description": "Main switch gate driver output, capable of 3 A peak sink current."
},
{
"number": "9",
"name": "OUT_B",
"type": "output",
"description": "Active clamp switch gate driver output, capable of 1.25 A peak sink current."
},
{
"number": "10",
"name": "PGND",
"type": "power_in",
"description": "Power ground, connected directly to analog ground."
},
{
"number": "11",
"name": "AGND",
"type": "power_in",
"description": "Analog ground, connected directly to power ground; for the WSON package option the exposed pad is connected to analog ground."
},
{
"number": "12",
"name": "SS",
"type": "passive",
"description": "Soft-start control pin where an external capacitor and an internal 20 µA current source set the soft-start ramp, and the source drops to 1 µA after a CS2 overcurrent or over-temperature event."
},
{
"number": "13",
"name": "COMP",
"type": "input",
"description": "Input pulse-width control pin that requires an external pull-up resistor when driven by an optocoupler."
},
{
"number": "14",
"name": "RT",
"type": "passive",
"description": "Oscillator timing pin; a resistor between RT and GND sets the internal oscillator frequency (200 kHz to 240 kHz at RT = 26.7 kΩ under the test conditions)."
},
{
"number": "15",
"name": "SYNC",
"type": "input",
"description": "Oscillator synchronization input that allows the internal oscillator to lock to an external clock running 20% below its free-running frequency, with no maximum sync frequency stated."
},
{
"number": "16",
"name": "UVLO",
"type": "input",
"description": "Line undervoltage lockout input where an external divider sets the shutdown level against a 2.5 V comparator threshold, with hysteresis from an internal 20 µA current source switched at the threshold."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The top-view pin diagram (page 3) is an image and was not in the extracted text; pin numbers and nam; The datasheet gives no electrical type for each pin, so the KiCad ERC types were inferred from the f; The datasheet's AGND note about an exposed pad applies only to the WSON16 option and is included as "
],
"pages_sent": 12,
"cost_usd": 0.0385,
"at": "2026-10-18T03:50:16"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8600708658837794816",
"pages": 12,
"sha256": "74cade07119e10e0",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cd5025its.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cd5025its-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5.0,
1.1
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "dbc093ee7452a68d1c7c8dcee1c99bb72d0b322522d6dcee892d608db0a70888",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}